

32-Bit Proprietary Microcontroller

CMOS

FR65E Series

MB91340/MB91V340

■ DESCRIPTION

The MB91340/MB91V340 are standard microcontrollers that feature a 32-bit high-performance RISC CPU and a variety of built-in I/O resources and bus control mechanisms suitable for embedded control applications requiring high-capability, high-speed CPU processing. The large address space supported by the 32-bit CPU addressing means that operation is primarily based on external bus access although a large internal RAM area is included for high-speed execution of CPU instructions.

The MB91340 and MB91V340 are FR65E series products based on the FR30/40 series CPU with enhanced bus access for higher speed operation. The device specifications include a D/A converter to facilitate motor control and are ideal for use in DVD players that support fly-by transfer.

■ FEATURES


1. FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- 66MHz operating frequency [when using PLL with base frequency = 16.5 MHz]
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications: Memory-to-memory transfer, bit manipulation, barrel shift etc.

(Continued)


■ PACKAGE

361-pin, Ceramic PGA



(PGA-361C-A01)

176-pin, Plastic LQFP



(FPT-176P-M02)

MB91340/MB91V340

- Instructions adapted for high-level languages: Function entry/exit instructions, multiple-register load/store instructions
- Easier assembler coding: Register interlock function
- Internal multiplier with instruction-level support
 - Signed 32-bit multiplication : 5 cycles
 - Signed 16-bit multiplication : 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- Harvard architecture for simultaneous program and data access
- Linear access to large 4 GB memory space
- Instructions compatible with FR series

2. Bus interface

- Operating frequency : Max 33MHz
- Full 24-bit address output (16MB memory space)
- 8-bit or 16-bit data input/output (The MB91V340 supports 32-bit data input/output)
- Built-in pre-fetch buffer
- Unused data and address pins can be used as general-purpose input/output ports
- Eight fully independent chip select outputs, can be set in minimum 64 KB units
- Supports the following memory interfaces
 - SRAM, ROM/Flash
 - Page mode flash ROM, page mode ROM interface
 - Burst mode flash ROM (selectable burst length = 1, 2, 4, or 8)
- Basic bus cycle : 2 cycles
- Automatic wait cycle generation function can insert wait cycles, independently programmable for each memory area
- RDY input for external wait cycles
- DMA supports fly-by transfer with independent I/O wait control

3. Internal memory

- 64 KB mask ROM
- 4 KB data RAM
- 112 KB RAM. In addition to use as data RAM, this RAM area can also be used for reading and writing of instruction codes. (128 KB on the MB91V340)

4. Instruction cache (MB91V340 only)

- Size : 4 KB
- 2-way set associative
- 4 words (16 bytes) per set
- Lock function enables program code to be made cache-resident
- Areas not used for instruction cache can be used as instruction RAM

5. DMAC (DMA Controller)

- 5-channel (3-channel external-to-external)
- 3 transfer triggers : External pin, internal peripheral, software
- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes : Demand transfer, burst transfer, step transfer, or block transfer
- Supports fly-by transfer (between external I/O and memory)
- Selectable transfer data size : 8, 16, or 32-bit

(Continued)

6. Bit search module (for REALOS)

- Searches words from MSB for position of first 1/0 bit value change

7. Timers

- 16-bit reload timer : 4 channels (1 channel used by REALOS)
Selectable clock : Internal clock divided by 2, 8, or 32 (divided by 64 or 128 also available for channel 3 only)
- 16-bit freerun timer : 1 channel, output compare: 8 channels,
input capture : 4 channels
- 8-bit up counter : 1 channel
- 8/16-bit up/down timer/counter : 8-bit x 4 channels or 16-bit x 2 channels

8. UART

- Full duplex, double buffer UART
- 3 channels
- Parity/no parity selection
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable
- Internal dedicated baud rate timer
- External clock can be used as transfer clock
- Variety of error detection functions (parity, frame, overrun)

9. Interrupt controller

- Total of 9 external interrupts : 1 non-maskable interrupt pin and 8 normal interrupt pins
- Interrupts from internal peripheral devices
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt
- Can be used to wake-up from stop mode

10. D/A converter

- 8-bit resolution, 3 channels

11. A/D converter

- 10-bit resolution, 8 channels
- Successive approximation type, conversion time : 5.4 μ s
- Conversion modes : Single conversion mode, continuous conversion mode
- Conversion triggers : Software, external trigger, peripheral interrupt
- 8-bit result register

12. Other interval timers

- 16-bit timer : 3 channels (U-TIMER)
- Watchdog timer

13. I²C bus interface

- 1 channel, master/slave sending and receiving
- Arbitration function
- "Standard mode" or "terminal split mode" external interface

14. I/O ports

- Maximum 107 ports (Maximum 125 ports on MB91V340)

(Continued)

MB91340/MB91V340

(Continued)

15. Other features

- Internal version register (3-bit) allows chip version to be detected
- Built-in oscillator circuit for clock source, selectable PLL multiplier
- $\overline{\text{INIT}}$ reset pin
- Resets can also be triggered by a watchdog timer reset or software reset
- Power-saving modes : Stop mode, sleep mode
- Gear function
- Internal timebase timer
- Package : LQFP-176
- CMOS technology MB91V340/MB91340 (0.25 μm)
- Supply voltage 3.3 V \pm 0.3 V , 2.5 V \pm 0.2 V

Note : I²C license


Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent rights to use these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

	MB91340	MB91V340
Type	MASK ROM version (for volume production)	Evaluation version (For evaluation and development)
Max external bus width	16-bit	32-bit
Max no. of ports	107	125 (additional ports are P00 to P07, P10 to P17, P86, P87)
Write strobe	$\overline{\text{WR0}}$ to $\overline{\text{WR1}}$	$\overline{\text{WR0}}$ to $\overline{\text{WR3}}$
RAM	112 KB	128 KB
ROM	64 KB mask ROM	64 KB emulation RAM
Instruction cache	None	4 KB
Package	LQFP-176	PGA-361
Other	Currently in production	Currently available


PIN ASSIGNMENTS

- MB91340



MB91340/MB91V340

- MB91V340



Note : Operation of 32-bit bus pins P00/D00 to P17/D15, P86/ $\overline{WR2}$ and P87/ $\overline{WR3}$ is not currently guaranteed.

MB91340/MB91V340

■ PIN NO. TABLE

• Device : MB91V340 Package : PGA-361C-A01

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
1	F6	P13/D11	V340	36	G17	V _{cc2}	
2	C5	P14/D12	V340	37	A15	A08	
3	E7	P15/D13	V340	38	D16	A09	
4	G7	V _{ss}		39	E17	A10	
5	F8	P16/D14	V340	40	B16	A11	
6	D6	P17/D15	V340	41	F18	A12	
7	G9	V _{cc2}		42	D18	A13	
8	B6	P20/D16		43	C17	A14	
9	C7	P21/D17		44	G19	V _{ss}	
10	F10	P22/D18		45	A17	A15	
11	E9	P23/D19		46	E19	P60/A16	
12	D8	P24/D20		47	B20	P61/A17	
13	G11	V _{ss}		48	B18	P62/A18	
14	A9	P25/D21		49	D20	P63/A19	
15	F12	P26/D22		50	C19	P64/A20	
16	B8	P27/D23		51	F20	V _{cc3}	
17	C11	D24		52	A19	P65/A21	
18	C9	D25		53	E21	P66/A22	
19	A11	D26		54	G21	V _{ss}	
20	E11	D27		55	C21	P67/A23	
21	F14	V _{cc3}		56	A21	EX_A23	V340
22	E13	D28		57	F22	DAVS	
23	G13	V _{ss}		58	D22	DAVC	
24	D12	D29		59	B22	DA0	
25	D10	D30		60	B24	DA1	
26	C13	D31		61	C23	DA2	
27	B10	A00		62	D24	AN0	
28	E15	A01		63	E23	AN1	
29	B12	A02		64	G23	V _{ss}	
30	D14	A03		65	A23	AN2	
31	B14	A04		66	G25	V _{cc2}	
32	A13	A05		67	A25	AN3	
33	G15	V _{ss}		68	B26	AN4	
34	F16	A06		69	F24	AN5	
35	C15	A07		70	D26	AN6	

(Continued)

MB91340/MB91V340

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
71	C25	AN7		106	L33	PM1/ZIN1	
72	B28	AV _{CC}		107	M30	V _{CC3}	
73	E25	AVRH		108	L35	PM2/ZIN2	
74	G27	V _{SS}		109	N29	V _{SS}	
75	A27	AVRL/AV _{SS}		110	M32	PM3/ZIN3	
76	C27	PP0/ \overline{ATG}		111	M34	PL0/SDA/SDAI	
77	E27	PP1/FRCK		112	N31	PL1/SDAO	
78	D28	PP2/IN0		113	P32	PL2/SCL/SCLI	
79	C29	PP3/IN1		114	N33	PL3/SCLO	
80	F26	V _{CC3}		115	P34	PL4	
81	D30	PP4/IN2		116	P30	PL5	
82	B30	PP5/IN3		117	T32	PL6/UCO	
83	F28	V _{SS}		118	N35	PK0/TIN0	
84	E29	PP6		119	R29	V _{SS}	
85	C31	PP7		120	R31	PK1/TIN1	
86	E31	PO0/OC0		121	R33	PK2/TIN2	
87	F30	PO1/OC1		122	U29	V _{CC2}	
88	E33	PO2/OC2		123	T30	PK3/TIN3	
89	G31	PO3/OC3		124	T34	PK4/TOT0	
90	G29	V _{SS}		125	R35	PK5/TOT1	
91	H30	PO4/OC4		126	V34	PK6/TOT2	
92	F32	PO5/OC5		127	U33	PK7/TOT3	
93	J29	V _{CC2}		128	V32	PJ0/INT0	
94	F34	PO6/OC6		129	U31	PJ1/INT1	
95	H32	PO7/OC7		130	W29	V _{SS}	
96	J31	PN0/AIN0		131	U35	PJ2/INT2	
97	H34	PN1/BIN0		132	V30	PJ3/INT3	
98	K30	PN2/AIN1		133	Y34	PJ4/INT4	
99	L29	V _{SS}		134	W35	PJ5/INT5	
100	G33	PN3/BIN1		135	Y32	PJ6/INT6	
101	J33	PN4/AIN2		136	W33	PJ7/INT7	
102	K32	PN5/BIN2		137	Y30	V _{CC3}	
103	L31	PN6/AIN3		138	W31	PI0/SI0	
104	K34	PN7/BIN3		139	AA35	PI1/SO0	
105	J35	PM0/ZIN0		140	AA29	V _{SS}	

(Continued)

MB91340/MB91V340

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
141	AA33	PI2/SCK0		176	AJ29	V _{ss}	
142	AB34	PI3/SI1		177	AK28	TDT45	V340
143	AC35	PI4/SO1		178	AM30	TDT44	V340
144	AB32	PI5/SCK1		179	AJ27	V _{cc2}	
145	AA31	PH0/SI2		180	AP30	TDT43	V340
146	AD34	PH1/SO2		181	AN29	TDT42	V340
147	AC33	PH2/SCK2		182	AK26	TDT41	V340
148	AD32	TDT68	V340	183	AL27	TDT40	V340
149	AE35	TDT67	V340	184	AM28	TDT39	V340
150	AC29	V _{ss}		185	AJ25	V _{ss}	
151	AB30	TDT66	V340	186	AR27	TDT38	V340
152	AD30	V _{cc2}		187	AK24	TDT37	V340
153	AC31	TDT65	V340	188	AP28	TDT36	V340
154	AF34	TDT64	V340	189	AN25	TDT35	V340
155	AE33	TDT63	V340	190	AN27	TDT34	V340
156	AF32	TDT62	V340	191	AR25	TDT33	V340
157	AG35	TDT61	V340	192	AL25	TDT32	V340
158	AH34	TDT60	V340	193	AK22	V _{cc3}	
159	AE31	TDT59	V340	194	AL23	TDT31	V340
160	AG29	V _{ss}		195	AJ23	V _{ss}	
161	AG33	TDT58	V340	196	AM24	TDT30	V340
162	AH32	TDT57	V340	197	AM26	TDT29	V340
163	AG31	TDT56	V340	198	AN23	TDT28	V340
164	AF30	TDT55	V340	199	AP26	TDT27	V340
165	AJ33	TDT54	V340	200	AL21	TDT26	V340
166	AE29	V _{cc3}		201	AP24	TDT25	V340
167	AK32	TDT53	V340	202	AM22	TDT24	V340
168	AK34	TDT52	V340	203	AP22	TDT23	V340
169	AH30	V _{ss}		204	AR23	TDT22	V340
170	AJ31	TDT51	V340	205	AJ21	V _{ss}	
171	AL33	TDT50	V340	206	AK20	TDT21	V340
172	AL31	TDT49	V340	207	AN21	TDT20	V340
173	AK30	TDT48	V340	208	AJ19	V _{cc2}	
174	AN31	TDT47	V340	209	AR21	TDT19	V340
175	AL29	TDT46	V340	210	AM20	TDT18	V340

(Continued)

MB91340/MB91V340

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
211	AL19	TDT17	V340	246	AJ9	V _{ss}	
212	AP20	TDT16	V340	247	AR9	TAD08	V340
213	AK18	TDT15	V340	248	AN9	TAD07	V340
214	AM18	TDT14	V340	249	AL9	TAD06	V340
215	AN19	TDT13	V340	250	AM8	TAD05	V340
216	AJ17	V _{ss}		251	AN7	TAD04	V340
217	AR19	TDT12	V340	252	AK10	V _{cc3}	
218	AL17	TDT11	V340	253	AM6	TAD03	V340
219	AP16	TDT10	V340	254	AP6	TAD02	V340
220	AP18	TDT09	V340	255	AK8	V _{ss}	
221	AM16	TDT08	V340	256	AL7	TAD01	V340
222	AN17	TDT07	V340	257	AN5	TAD00	V340
223	AK16	V _{cc3}		258	AL5	EXRAM	V340
224	AR17	TDT06	V340	259	AK6	BREAK	
225	AL15	TDT05	V340	260	AL3	ICD3	V340
226	AJ15	V _{ss}		261	AJ5	ICD2	V340
227	AN15	TDT04	V340	262	AJ7	V _{ss}	
228	AR15	TDT03	V340	263	AH6	ICD1	V340
229	AK14	TDT02	V340	264	AK4	ICD0	V340
230	AM14	TDT01	V340	265	AG7	V _{cc2}	
231	AP14	TDT00	V340	266	AK2	ICS2	V340
232	AP12	$\overline{\text{TWR}}$	V340	267	AH4	ICS1	V340
233	AN13	$\overline{\text{TADSC}}$	V340	268	AG5	ICS0	V340
234	AM12	$\overline{\text{TCE1}}$	V340	269	AH2	ICLK	V340
235	AL13	$\overline{\text{TOE}}$	V340	270	AF6	$\overline{\text{RST}}$	V340
236	AJ13	V _{ss}		271	AE7	V _{ss}	
237	AR13	TCLK	V340	272	AJ3	MD0	
238	AJ11	V _{cc2}		273	AG3	MD1	
239	AR11	TAD15	V340	274	AF4	MD2	
240	AP10	TAD14	V340	275	AE5	V _{cc2}	V340
241	AK12	TAD13	V340	276	AF2	OPEN	V340
242	AM10	TAD12	V340	277	AG1	OPEN	V340
243	AN11	TAD11	V340	278	AE3	OPEN	V340
244	AP8	TAD10	V340	279	AD6	V _{cc3}	
245	AL11	TAD09	V340	280	AE1	X0	

(Continued)

MB91340/MB91V340

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
281	AC7	V _{ss}		316	P4	\overline{RD}	
282	AD4	X1		317	R5	$\overline{WR0/UUB}$	
283	AD2	PC0/DREQ2		318	M2	P85/ $\overline{WR1/ULB}$	
284	AC5	V _{cc2}	V340	319	N3	P86/ $\overline{WR2/LUB}$	V340
285	AB4	PC1/DACK2		320	M4	P87/ $\overline{WR3/LLB}$	V340
286	AC3	PC2/DSTP2/ DEOP2		321	L1	P90/SYSCLK	
287	AB2	PB0/DREQ0		322	N7	V _{ss}	
288	AB6	PB1/DACK0		323	P6	P91	
289	Y4	PB2/DSTP0/ DEOP0		324	M6	V _{cc2}	
290	AC1	PB3/DREQ1		325	N5	P92/MCLK	
291	AA7	V _{ss}		326	K2	P93	
292	AA5	PB4/DACK1		327	L3	P94/ $\overline{AS/LBA}$	
293	AA3	PB5/DSTP1/ DEOP1		328	K4	P95/ \overline{BAA}	
294	W7	V _{cc2}		329	J1	P96	
295	Y6	PB6/ \overline{IOWR}		330	H2	P97/ \overline{WR}	
296	Y2	PB7/ \overline{IORD}		331	L5	P00/D00	V340
297	AA1	PA0/ $\overline{CS0}$		332	J7	V _{ss}	
298	V2	PA1/ $\overline{CS1}$		333	J3	P01/D01	V340
299	W3	PA2/ $\overline{CS2}$		334	H4	P02/D02	V340
300	V4	PA3/ $\overline{CS3}$		335	J5	P03/D03	V340
301	W5	PA4/ $\overline{CS4}$		336	K6	P04/D04	V340
302	U7	V _{ss}		337	G3	P05/D05	V340
303	W1	PA5/ $\overline{CS5}$		338	L7	V _{cc3}	
304	V6	PA6/ $\overline{CS6}$		339	F4	P06/D06	V340
305	T2	PA7/ $\overline{CS7}$		340	F2	P07/D07	V340
306	U1	\overline{NMI}		341	H6	V _{ss}	
307	T4	\overline{HST}		342	G5	P10/D08	V340
308	U3	\overline{INIT}		343	E3	P11/D09	V340
309	T6	V _{cc3}		344	E5	P12/D10	V340
310	U5	$\overline{EX_BGRNT}$	V340	345	A7	OPEN	V340
311	R1	EX_BRQ	V340	346	A29	OPEN	V340
312	R7	V _{ss}		347	B2	OPEN	V340
313	R3	P80/RDY		348	C3	OPEN	V340
314	P2	$\overline{P81/BGRNT}$		349	C33	OPEN	V340
315	N1	P82/BRQ		350	D4	OPEN	V340

(Continued)

MB91340/MB91V340

(Continued)

No.	PIN	Pin Name	Remarks	No.	PIN	Pin Name	Remarks
351	D32	OPEN	V340	357	AM32	OPEN	V340
352	G1	OPEN	V340	358	AN3	OPEN	V340
353	G35	OPEN	V340	359	AN33	OPEN	V340
354	AJ1	OPEN	V340	360	AR7	OPEN	V340
355	AJ35	OPEN	V340	361	AR29	OPEN	V340
356	AM4	OPEN	V340				

Note : Pins with "V340" in the "Remarks" column are present on the MB91V340 only. They are not present on the MB91340 mask ROM version.

■ PIN DESCRIPTIONS

Refer to the Pin Assignment diagram. Pins used by the MB91V340 evaluation tools are not included in these pin descriptions.

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
—	331, 333 to 337, 339 to 340	D00 to D07	C	External data bus bits 0 to 7 *
		P00 to P07		Can be used as ports in 8-bit or 16-bit external bus mode. *
—	342 to 344, 1 to 3, 5 to 6	D08 to D15	C	External data bus bits 08 to 15 *
		P10 to P17		Can be used as ports in 8-bit or 16-bit external bus mode. *
1 to 8	8 to 12, 14 to 16	D16 to D23	C	External data bus bits 16 to 23
		P20 to P27		Can be used as ports in 8-bit external bus mode.
9 to 16	17 to 20, 22, 24 to 26	D24 to D31	C	External data bus bits 24 to 31
18 to 25	27 to 32, 34 to 35	A00 to A07	C	External address bus bits 0 to 7
28 to 35	37 to 43, 45	A08 to A15	C	External address bus bits 8 to 15
37 to 44	46 to 50, 52 to 53, 55	A16 to A23	C	External address bus bits 16 to 23
		P60 to P67		Can be used as ports when external address bus not used.
—	56	EX_A23	J	External address bus bit 23. This outputs the status of the internal bus. *
47 to 49	59 to 61	DA0 to DA2	—	D/A converter output pins
50 to 57	62 to 63, 65, 67 to 71	AN0 to AN7	D	Analog input pins
62	76	$\overline{\text{ATG}}$	C	[ATG] External trigger input for A/D converter. This input is used continuously when selected as the A/D converter start trigger. In this case, do not output to this port unless doing so intentionally.
		PP0		[PP0] General purpose input/output port.
63	77	FRCK	C	[FRCK] External clock input pin for freerun timer. This input is used continuously when selected as the external clock input pin for the freerun timer. In this case, do not output to this port unless doing so intentionally.
		PP1		[PP1] General purpose input/output pin.
64 to 67	78 to 79, 81 to 82	IN0 to IN3	C	[IN0-IN3] Input capture input pin. These inputs are used continuously when selected as input capture inputs. In this case, do not output to these ports unless doing so intentionally.
		PP2 to PP5		[PP2-PP5] General purpose input/output ports.
68 to 69	84 to 85	PP6 to PP7	C	[PP6-PP7] General purpose input/output ports.

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
72 to 79	86 to 89, 91 to 92, 94 to 95	OC0 to OC7	C	[OC0-OC7] Output compare output pins.
		PO0 to PO7		[PO0-PO7] General purpose input/output ports. These pins can be used as ports when the output from the output compare unit is not used.
81 to 88	96 to 98, 100 to 104	AIN0, BIN0, AIN1, BIN1, AIN2, BIN2, AIN3, BIN3	C	[AIN0, BIN0, AIN1, BIN1, AIN2, BIN2, AIN3, BIN3] Up/down timer inputs. These inputs are used continuously when input is enabled. In this case, do not output to these ports unless doing so intentionally.
		PN0 to PN7		[PN0-PN7] General purpose input/output ports.
89 to 92	105 to 106, 108, 110	ZIN0 to ZIN3	C	[ZIN0-ZIN3] Up/down timer inputs. These inputs are used continuously when input is enabled. In this case, do not output to these ports unless doing so intentionally.
		PM0 to PM3		[PM0-PM3] General purpose input/output ports.
93	111	SDA	C	[SDA] Data input/output pin for the I ² C bus. The pin has this function when I ² C is enabled in standard mode. In this case, do not output to this port unless doing so intentionally. (Open drain output)
		SDAI		[SDAI] Data input pin for the I ² C bus. The pin has this function when I ² C is enabled in terminal split mode. In this case, do not output to this port unless doing so intentionally.
		PL0		[PL0] General purpose input/output port. The pin operates as a port when I ² C operation is disabled.
94	112	SDAO	C	[SDAO] Data output pin for the I ² C bus. The pin operates as a dedicated data output when I ² C is enabled in terminal split mode.
		PL1		[PL1] General purpose input/output port. The pin operates as a port when I ² C terminal split mode operation is disabled.
95	113	SCL	C	[SCL] Clock input/output pin for the I ² C bus. The pin has this function when I ² C is enabled in standard mode. In this case, do not output to this port unless doing so intentionally. (Open drain output)
		SCLI		[SCLI] Clock input pin for the I ² C bus. The pin has this function when I ² C is enabled in terminal split mode. In this case, do not output to this port unless doing so intentionally.
		PL2		[PL2] General purpose input/output port. The pin operates as a port when I ² C operation is disabled.
96	114	SCLO	C	[SCLO] Clock output pin for the I ² C bus. The pin is used as the clock output when I ² C is enabled in terminal split mode.
		PL3		[PL3] General purpose input/output port. The pin operates as a port when I ² C terminal split mode operation is disabled.

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
97 to 98	115 to 116	PL4 to PL5	C	[PL4-PL5] General purpose input/output ports.
99	117	UCO	C	[UCO] Pulse output for 8-bit up counter. The pin outputs pulses when pulse output is enabled for the 8-bit up counter.
		PL6		[PL6] General purpose input/output port. The pin operates as a port when output is disabled for the 8-bit up counter.
101 to 104	118, 120 to 121, 123	TIN0 to TIN3	C	[TIN0-TIN3] Reload timer inputs. These inputs are used continuously when the corresponding timer input is enabled. In this case, do not output to these ports unless doing so intentionally.
		PK0 to PK3		[PK0-PK3] General purpose input/output ports.
105 to 108	124 to 127	TOT0 to TOT3	C	[TOT0-TOT3] Reload timer output ports. The pins operate as reload timer output ports when timer output is enabled.
		PK4 to PK7		[PK4-PK7] General purpose input/output ports. The pins operate as ports when timer output is disabled.
111 to 118	128 to 129, 131 to 136	INT0 to INT7	I	[INT0-INT7] External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
		PJ0 to PJ7		[PJ0-PJ7] General purpose input/output ports.
119	138	SI0	C	[SI0] UART0 data input pin. This input is used continuously when UART0 is performing input. In this case, do not output to this port unless doing so intentionally.
		PI0		[PI0] General purpose input/output port.
120	139	SO0	C	[SO0] UART0 data output pin. The pin has this function when UART0 data output is enabled.
		PI1		[PI1] General purpose input/output port. The pin has this function when UART0 data output is disabled.
121	141	SCK0	C	[SCK0] UART0 clock input/output pin. The pin has this function when UART0 clock output is enabled.
		PI2		[PI2] General purpose input/output port. The pin has this function when UART0 clock output is disabled.
122	142	SI1	C	[SI1] UART1 data input pin. This input is used continuously when UART1 is performing input. In this case, do not output to this port unless doing so intentionally.
		PI3	C	[PI3] General purpose input/output port.
123	143	SO1	C	[SO1] UART1 data output pin. The pin has this function when UART1 data output is enabled.
		PI4		[PI4] General purpose input/output port. The pin has this function when UART1 data output is disabled.

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
124	144	SCK1	C	[SCK1] UART1 clock input/output pin. The pin has this function when UART1 clock output is enabled.
		PI5		[PI5] General purpose input/output port. The pin has this function when UART1 clock output is disabled.
125	145	SI2	C	[SI2] UART2 data input pin. This input is used continuously when UART2 is performing input. In this case, do not output to this port unless doing so intentionally.
		PH0		[PH0] General purpose input/output port.
126	146	SO2	C	[SO2] UART1 data output pin. The pin has this function when UART2 data output is enabled.
		PH1		[PH1] General purpose input/output port. The pin has this function when UART2 data output is disabled.
127	147	SCK2	C	[SCK2] UART2 clock input/output pin. The pin has this function when UART2 clock output is enabled.
		PH2		[PH2] General purpose input/output port. The pin has this function when UART2 clock output is disabled.
128 to 130	272 to 274	MD0 to MD2	G	[MD0-MD2] Mode pins 0 to 2. The levels applied to these pins set the basic operating mode. Connect to VCC or VSS.
134	282	X1	A	Clock (oscillation) output
135	280	X0	A	Clock (oscillation) input
137	283	DREQ2	C	[DREQ2] External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally.
		PC0		[PC0] General purpose input/output port.
138	285	DACK2	C	[DACK2] External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled.
		PC1		[PC1] General purpose input/output port. The pin has this function when outputting DMA transfer request acknowledgement is disabled.
139	286	DEOP2	C	[DEOP2] Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled.
		DSTP2		[DSTP2] Stop input for DMA external transfer. The pin has this function when the stop input is enabled for DMA transfer.
		PC2		[PC2] General purpose input/output port. The pin has this function when completion output and stop input are disabled for DMA transfer.

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
140	287	DREQ0	C	[DREQ0] External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally.
		PB0		[PB0] General purpose input/output port.
141	288	DACK0	C	[DACK0] External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled.
		PB1		[PB1] General purpose input/output port. The pin has this function when outputting DMA transfer request acknowledgement is disabled.
142	289	DEOP0	C	[DEOP0] Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled.
		DSTP0		[DSTP0] Stop input for DMA external transfer. The pin has this function when the stop input is enabled for DMA transfer.
		PB2		[PB2] General purpose input/output port. The pin has this function when completion output and stop input are disabled for DMA transfer.
143	290	DREQ1	C	[DREQ1] DMA External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally.
		PB3		[PB3] General purpose input/output port.
144	292	DACK1	C	[DACK1] External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled.
		PB4		[PB4] General purpose input/output port. The pin has this function when outputting DMA transfer request acknowledgement is disabled.
145	293	DEOP1	C	[DEOP1] Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled.
		DSTP1		[DSTP1] Stop input for DMA external transfer. The pin has this function when the stop input is enabled for DMA transfer.
		PB5		[PB5] General purpose input/output port. The pin has this function when completion output and stop input are disabled for DMA transfer.
146	295	$\overline{\text{IOWR}}$	C	[$\overline{\text{IOWR}}$] Write strobe output for DMA fly-by transfer. The pin has this function when outputting a write strobe for DMA fly-by transfer is enabled.
		PB6		[PB6] General purpose input/output port. The pin has this function when outputting a write strobe for DMA fly-by transfer is disabled.

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
147	296	$\overline{\text{IORD}}$	C	$[\overline{\text{IORD}}]$ Read strobe output for DMA fly-by transfer. The pin has this function when outputting a read strobe for DMA fly-by transfer is enabled.
		PB7		[PB7] General purpose input/output port. The pin has this function when outputting a read strobe for DMA fly-by transfer is disabled.
149	297	$\overline{\text{CS0}}$	C	$[\overline{\text{CS0}}]$ Chip select 0 output. The pin has this function when chip select 0 output is enabled.
		PA0		[PA0] General purpose input/output port. The pin has this function when chip select 0 output is disabled.
150	298	$\overline{\text{CS1}}$	C	$[\overline{\text{CS1}}]$ Chip select 1 output. The pin has this function when chip select 1 output is enabled.
		PA1		[PA1] General purpose input/output port. The pin has this function when chip select 1 output is disabled.
151	299	$\overline{\text{CS2}}$	C	$[\overline{\text{CS2}}]$ Chip select 2 output. The pin has this function when chip select 2 output is enabled.
		PA2		[PA2] General purpose input/output port. The pin has this function when chip select 2 output is disabled.
152	300	$\overline{\text{CS3}}$	C	$[\overline{\text{CS3}}]$ Chip select 3 output. The pin has this function when chip select 3 output is enabled.
		PA3		[PA3] General purpose input/output port. The pin has this function when chip select 3 output is disabled.
153	301	$\overline{\text{CS4}}$	C	$[\overline{\text{CS4}}]$ Chip select 4 output. The pin has this function when chip select 4 output is enabled.
		PA4		[PA4] General purpose input/output port. The pin has this function when chip select 4 output is disabled.
154	303	$\overline{\text{CS5}}$	C	$[\overline{\text{CS5}}]$ Chip select 5 output. The pin has this function when chip select 5 output is enabled.
		PA5		[PA5] General purpose input/output port. The pin has this function when chip select 5 output is disabled.
155	304	$\overline{\text{CS6}}$	C	$[\overline{\text{CS6}}]$ Chip select 6 output. The pin has this function when chip select 6 output is enabled.
		PA6		[PA6] General purpose input/output port. The pin has this function when chip select 6 output is disabled.
156	305	$\overline{\text{CS7}}$	C	$[\overline{\text{CS7}}]$ Chip select 7 output. The pin has this function when chip select 7 output is enabled.
		PA7		[PA7] General purpose input/output port. The pin has this function when chip select 7 output is disabled.
159	306	$\overline{\text{NMI}}$	G	NMI (Non Maskable Interrupt) input
160	307	$\overline{\text{HST}}$	G	Hardware standby input

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
161	308	$\overline{\text{INIT}}$	B	External reset input (Reset to initialize settings)
—	270	$\overline{\text{RST}}$	B	External reset input (Reset to initialize operation) *
162	313	RDY	C	[RDY] External ready input. The pin has this function when external ready input is enabled.
		P80		[P80] General purpose input/output port. The pin has this function when external ready input is disabled.
163	314	$\overline{\text{BGRNT}}$	C	$\overline{\text{BGRNT}}$ Acknowledge output for external bus release. Outputs "L" when the external bus is released. The pin has this function when output is enabled.
		P81		[P81] General purpose input/output port. The pin has this function when output is disabled for external bus release acknowledge.
164	315	BRQ	C	[BRQ] External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled.
		P82		[P82] General purpose input/output port. The pin has this function when the external bus release request input is disabled.
—	310	$\overline{\text{EX_BGRNT}}$	J	Acknowledge output for external bus release. Outputs "L" when the external bus is released. *
—	311	EX_BRQ	K	External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled. *
165	316	$\overline{\text{RD}}$	C	$\overline{\text{RD}}$ External bus read strobe output.
166	317	$\overline{\text{WR0/UUB}}$	C	$\overline{\text{WR0}}$ External bus write strobe output. When $\overline{\text{WR}}$ is used as the write strobe, this becomes the byte-enable pin ($\overline{\text{UUB}}$).
167	318	$\overline{\text{WR1/ULB}}$	C	$\overline{\text{WR1}}$ External bus write strobe output. The pin has this function when $\overline{\text{WR1}}$ output is enabled. When $\overline{\text{WR}}$ is used as the write strobe, this becomes the byte-enable pin ($\overline{\text{ULB}}$).
		P85		[P85] General purpose input/output port. The pin has this function when the external bus write-enable output is disabled.
—	319	$\overline{\text{WR2/LUB}}$	C	$\overline{\text{WR2}}$ External bus write strobe output. The pin has this function when $\overline{\text{WR2}}$ output is enabled. When $\overline{\text{WR}}$ is used as the write strobe, this becomes the byte-enable pin ($\overline{\text{LUB}}$). *
		P86		[P86] General purpose input/output port. The pin has this function when the external bus write-enable output is disabled. *
—	320	$\overline{\text{WR3/LLB}}$	C	$\overline{\text{WR3}}$ External bus write strobe output. The pin has this function when $\overline{\text{WR3}}$ output is enabled. When $\overline{\text{WR}}$ is used as the write strobe, this becomes the byte-enable pin ($\overline{\text{LLB}}$). *
		P87		[P87] General purpose input/output port. The pin has this function when the external bus write-enable output is disabled. *

* : Shaded pins are only present on the MB91V340.

(Continued)

MB91340/MB91V340

(Continued)

Pin no.		Pin name	I/O circuit type	Function
MB91340	MB91V340			
169	321	SYSCLK	C	[SYSCLK] System clock output. The pin has this function when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)
		P90		[P90] General purpose input/output port. The pin has this function when system clock output is disabled.
170	323	P91	C	[P91] General purpose input/output port.
171	325	MCLK	C	[MCLK] Memory clock output. The pin has this function when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)
		P92		[P92] General purpose input/output port. The pin has this function when memory clock output is disabled.
172	326	P93	C	[P93] General purpose input/output port.
173	327	\overline{AS}	C	$[\overline{AS}]$ Address strobe output. The pin has this function when address strobe output is enabled.
		\overline{LBA}		$[\overline{LBA}]$ Address strobe output for burst flash ROM. The pin has this function when address strobe output is enabled.
		P94		[P94] General purpose input/output port. The pin has this function when address strobe output is disabled.
174	328	\overline{BAA}	C	$[\overline{BAA}]$ Address advance output for burst Flash ROM. The pin has this function when address advance output is enabled.
		P95		[P95] General purpose input/output port. The pin has this function when address advance output is disabled.
175	329	P96	C	[P96] General purpose input/output port.
176	330	\overline{WR}	C	$[\overline{WR}]$ Memory write strobe output. The pin has this function when write strobe output is enabled.
		P97		[P97] General purpose input/output port. The pin has this function when write strobe output is disabled.

* : Shaded pins are only present on the MB91V340.

MB91340/MB91V340

[Power supply and GND pins]

Pin no.		Pin name	Function
MB91340	MB91V340		
17, 36, 61, 80, 100, 131, 133, 148, 168	4, 23, 33, 44, 54, 64, 74, 83, 90, 99, 109, 119, 130, 140, 150, 160, 169, 176, 185, 195, 205, 216, 226, 236, 246, 255, 262, 271, 281, 291, 302, 312, 322, 332, 341	V _{SS}	GND pins. Connect all pins at the same potential.
27, 71, 110, 132, 158	7, 36, 66, 93, 122, 179, 208, 238, 265, 275, 284, 294, 324	V _{CC2}	2V power supply pins. Connect all pins at the same potential.
26, 70, 109, 136, 157	21, 80, 107, 137, 166, 193, 223, 252, 279, 309, 338	V _{CC3}	3V power supply pins. Connect all pins at the same potential.
45	57	DAVS	GND pin for D/A converter
46	58	DAVC	Power supply pin for D/A converter
58	72	AV _{CC}	Analog power supply pin for A/D converter
59	73	AVRH	Reference power supply pin for A/D converter
60	75	AV _{SS} /AVRL	Analog GND pin for A/D converter
—	276, 277, 278, 345 to 361	OPEN	Open pins. Leave these pins open circuit.





MB91340/MB91V340

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		<ul style="list-style-type: none"> • Oscillation feedback resistance approx. 1 MΩ
B		<ul style="list-style-type: none"> • CMOS level input with pull-up resistor Pull-up resistor = 25 KΩ approx. (Typ)
C		<ul style="list-style-type: none"> • CMOS level I/O with pull-up control with standby control Pull-up resistor = 25KΩ approx. (Typ) <p>* : In I²C standard mode, the P-type digital output is disabled and the pin becomes an open drain output.</p>
D		<ul style="list-style-type: none"> • Analog input With switch

(Continued)

(Continued)

Type	Circuit	Remarks
G		<ul style="list-style-type: none"> • CMOS level input • No standby control
I		<ul style="list-style-type: none"> • CMOS level I/O with pull-up control • No standby control • Pull-up resistor = 25 KΩ approx. (Typ)
J		<ul style="list-style-type: none"> • CMOS level output
K		<ul style="list-style-type: none"> • CMOS level input with pull-down • Pull-down resistor = 25 KΩ approx. (Typ)

■ HANDLING DEVICES

● Preventing Latchup

When CMOS integrated circuit devices are subjected to applied voltages higher than V_{CC3} at input and output pins, or to voltages lower than V_{SS} , as well as when voltages in excess of rated levels are applied between V_{CC3} , V_{CC2} and V_{SS} , a phenomenon known as latchup can occur. When a latchup condition occurs, the supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

● Treatment of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistors.

● Power supply pins

Devices with multiple V_{CC3} , V_{CC2} and V_{SS} supply pins are designed to prevent problems such as latchup occurring by providing internal connections between pins at the same potential. However, in order to reduce unwanted radiation, prevent abnormal operation of strobe signals due to a rise in ground level, and to maintain the total output current ratings, all such pins should always be connected externally to power supply or ground. Also, ensure that the impedance of the V_{CC3} , V_{CC2} and V_{SS} connections to the power supply are as low as possible. In addition, it is recommended that a bypass capacitor of approximately 0.1 μ F be connected between V_{CC} and V_{SS} . Connect the capacitor close to the V_{CC} and V_{SS} pins.

● Crystal oscillators

Noise in proximity to the X0 and X1 pins can cause abnormal operation in this device. Printed circuit boards should be designed so that the X0 and X1 pins, crystal (or ceramic) oscillator, and bypass capacitor connected to ground are placed as close together as possible.

Also, to ensure stable operation, it is strongly recommended that the printed circuit board art work be designed such that the X0 and X1 pins are surrounded by ground.

● Treatment of NC and OPEN pins

Pins marked as "NC" or "OPEN" must be left open-circuit.

● Mode pins (MD0 to MD2)

These pins should be connected directly to V_{CC3} or V_{SS} . To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC3} or V_{SS} is as short as possible and the connection impedance is low.

● Operation at startup

Always apply a settings initialization (INIT) to the $\overline{\text{INIT}}$ pin immediately after turning on the power.

Also, in order to provide a delay while the oscillator circuits stabilize immediately after startup, maintain the "L" level input to the INIT pin for the required stabilization delay time. (The initialization processing (INIT) triggered by the $\overline{\text{INIT}}$ pin initializes the oscillation stabilization delay time to the minimum setting.)

● Source oscillation input at startup

At power-on startup, always input a clock signal until the oscillation stabilization delay time is ended.


- **Hardware standby at power-on startup**

If a hardware standby request occurs immediately after turning on the power, the settings initialization reset (INIT) triggered by the $\overline{\text{INIT}}$ pin has priority. However, the device goes to the hardware standby state after the settings initialization reset (INIT) triggered by the $\overline{\text{INIT}}$ pin completes. At this time, the oscillation stabilization delay time is initialized to the maximum value and accordingly, this time is used for the oscillation stabilization delay that occurs after hardware standby is released.

- **Remarks for External Clock Operation**

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).


- Using an external clock (normal)



Note: Stop mode (oscillation stop mode) can not be used.

MB91340/MB91V340

■ BLOCK DIAGRAM



■ CPU


1. Memory Space

The FR series has a 4Gbytes (2^{32} bytes) logical address space and the CPU performs linear access.

- Memory map

The figure below shows the memory map for this device.

The various mode settings are determined by the mode vector fetch performed after \overline{INIT} is negated. (See "■ MODE SETTINGS" for details of the mode settings.)



MB91340/MB91V340

2. Registers

The FR series has two types of registers: application-specific registers in the CPU and general purpose registers in memory.

- Dedicated registers
 - Program counter (PC) : 32-bit register. Stores the current instruction address.
 - Program status (PS) : 32-bit register. Contains the register pointer and condition code.
 - Table base register (TBR) : Stores the top address of the vector table used by the EIT (exception/interrupt/trap) function.
 - Return pointer (RP) : Stores the subroutine return address.
 - System stack pointer (SSP) : Points to the system stack area.
 - User stack pointer (USP) : Points to the user stack area.
 - Multiplication and division result register (MDH/MDL) : 32-bit registers used for multiplication and division.

	32 bit		Initial value
PC	←-----→	Program counter	XXXX XXXXH
PS		Program status	
TBR		Table base register	000F FC00H
RP		Return pointer	XXXX XXXXH
SSP		System stack pointer	0000 0000H
USP		User stack pointer	XXXX XXXXH
MDH		Multiplication and division result register	XXXX XXXXH
MDL			XXXX XXXXH

- PC (Program Counter)

The PC is the program counter and stores the address of the currently executing instruction.



- Table base register (TBR)

The TBR is the table base register and stores the top address of the vector table used by the EIT function.



- Return pointer (RP)

The RP is the return pointer and stores the subroutine return address.




- System stack pointer (SSP)

The SSP is the system stack pointer and functions as R15 when the S flag is "0".



- User stack pointer (USP)

The USP is the user stack pointer and functions as R15 when the S flag is "1".




- Multiplication and division result register (MDH/MDL)

MDH/MDL : 32-bit registers used for multiplication and division.

MDH : Remainder


MDL : Quotient



MB91340/MB91V340


- Program status (PS)

This register holds the program status and is divided into the ILM, SCR, and CCR.




- Condition code register (CCR)

- S flag : Specifies which stack pointer to use as R15.
- I flag : Enables or disables user interrupt requests.
- N flag : Indicates the sign when an operation result is represented as a 2's complement integer.
- Z flag : Indicates whether an operation result is zero.
- V flag : Indicates whether an overflow occurred for an operation result when the operation operand is represented as a 2's complement integer.
- C flag : Indicates whether an operation resulted in a borrow or a carry from the most significant bit.




- System condition code register (SCR)

- D1, D0 flags : Stores intermediate data for stepwise multiplication operations.
- T flags : A flag specifying whether the step trace trap function is enabled or not.



- Interrupt level mask register(ILM)

ILM4 to ILM0 : This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Only interrupt requests to the CPU that have an interrupt level that is higher than the level specified in ILM are accepted.



■ GENERAL PURPOSE REGISTERS

General purpose registers R0 to R15 are used by the CPU. The registers are used as the accumulator and memory access pointers for CPU operations.

	32-bit	Initial Value
R0		XXXX XXXXH
R1		...
...
...
R12		...
R13	AC (Accumulator)	...
R14	FP (Frame Pointer)	XXXX XXXXH
R15	SP (Stack Pointer)	0000 0000H

The following three registers are treated as having special meanings to enhance the operation of some instructions.

- R13 : Virtual accumulator (AC)
- R14 : Frame pointer (FP)
- R15 : Stack pointer (SP)

The values of R0 to R14 after a reset are undefined. R15 is initialized to 0000 0000H (SSP value) .

MB91340/MB91V340

■ MODE SETTINGS

In the FR series, the mode is set by the mode pins (MD2, 1, 0) and mode register (MODR).

1. Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

Mode Pins			Mode name	Reset vector access area	Remarks
MD2	MD1	MD0			
0	0	0	Internal ROM vector mode	Internal	
0	0	1	External ROM vector mode	External	The bus width is specified by the mode register.

Values other than those listed in the table are prohibited.

2. Register

- Mode register (MODR) and setting mode

The data written to the mode register by the mode vector fetch operation is called the mode data.

After the data is set to the mode register (MODR), the device operates with the operating mode specified by this data.

The mode register is set by all types of reset. The register cannot be written to by user programs.

Note: The address used by the mode register (0000 07FF_H) was unused by previous FR series devices.

The register can be modified in emulator mode. In this case, use an 8-bit data transfer instruction. No data is written by 16 or 32-bit transfer instructions.

<Register details>

MODR	7	6	5	4	3	2	1	0	Initial Value	Access
	0	0	0	0	0	ROMA	WTH1	WTH0		

← Operation mode setting bits →

W : Write-only
X : Undefined

bit 7 to 3 : Always set "00000_B".

ROMA : Specifies whether the internal Fbus RAM and Fbus ROM areas are enabled.

ROMA	Function	Remarks
0	External ROM mode	The internal Fbus area (4 0000 _H to 10 0000 _H) becomes an external area.
1	Internal ROM mode	The internal 112Kbytes of Fbus RAM (128Kbytes on the MB91V340) and 64Kbytes Fbus ROM are enabled.

WTH1, WTH0 (Bus width setting bits) :

This sets the bus width in external bus mode. In external bus mode, the values of bits DBW1 and DBW0 in ACRO (CS0 area) are set in these bits.

WTH1	WTH0	Function	Remarks
0	0	8-bit bus width	External bus mode
0	1	16-bit bus width	External bus mode
1	0	32-bit bus width	External bus mode (only available on the MB91V340)
1	1	Single chip mode	Prohibited setting on this device.

MB91340/MB91V340

I/O MAP

This shows the location of the various peripheral resource registers in the memory space.

[How to read the table]

address	register				block
	+0	+1	+2	+3	
000000 _H	PDR0 [R/W] B XXXXXXXX	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port Data Register

Read/write attribute, Access type (B : Byte, H : Half Word, W : Word)
 Initial value after a reset
 Register name (Address of column 1 register is 4n, address of column 2 register is 4n+2, etc.)
 Location of left-most register (When using word access, the register in column 1 is in the MSB side of the data.)

Note : Initial values of register bits are represented as follows :

- "1" : Initial value "1"
- "0" : Initial value "0"
- "X" : Initial value "X"
- "-" : No physical register at this location

address	register				block
	+0	+1	+2	+3	
000000 _H	PDR0 [R/W] B ^{*1} XXXXXXXX	PDR1 [R/W] B ^{*1} XXXXXXXX	PDR2 [R/W] B XXXXXXXX	—	T-unit Port Data Register
000004 _H	—	—	PDR6 [R/W] B XXXXXXXX	—	
000008 _H	PDR8 [R/W] B ^{*2} --XXXXXX	PDR9 [R/W] B XXXXXXX-	PDRA [R/W] B XXXXXXXX	PDRB [R/W] B XXXXXXXX	
00000C _H	PDRC [R/W] B -----XXX	—			
000010 _H	—	PDRH [R/W] B -----XXX	PDRJ [R/W] B --XXXXXX	PDRK [R/W] B XXXXXXXX	R-bus Port Data Register
000014 _H	PDRK [R/W] B XXXXXXXX	PDRL [R/W] B -XXXXXXX	PDRM [R/W] B ----XXXX	PDRN [R/W] B XXXXXXXX	
000018 _H	PDRO [R/W] B XXXXXXXX	PDRP [R/W] B XXXXXXXX	—	—	
00001C _H	—				

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
000020 _H to 00003C _H	—				Reserved
000040 _H	EIRR [R/W] B, H, W 00000000	ENIR [R/W] B, H, W 00000000	ELVR [R/W] B, H, W 00000000		Ext int
000044 _H	DICR [R/W] B, H, W -----0	HRCL [R/W] B, H, W 0--11111	—		DLYI/I-unit
000048 _H	TMRLR0 [W] H, W XXXXXXXX XXXXXXXX		TMR0 [R] H, W XXXXXXXX XXXXXXXX		Reload Timer 0
00004C _H	—		TMCSR0 [R/W] B, H, W ----0000 00000000		
000050 _H	TMRLR1 [W] H, W XXXXXXXX XXXXXXXX		TMR1 [R] H, W XXXXXXXX XXXXXXXX		Reload Timer 1
000054 _H	—		TMCSR1 [R/W] B, H, W ----0000 00000000		
000058 _H	TMRLR2 [W] H, W XXXXXXXX XXXXXXXX		TMR2 [R] H, W XXXXXXXX XXXXXXXX		Reload Timer 2
00005C _H	—		TMCSR2 [R/W] B, H, W ----0000 00000000		
000060 _H	SSR0 [R/W] B, H, W 00001000	SIDR0 [R/W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W] B, H, W 00--0-0-	UART0
000064 _H	UTIM0 [R] H (UTIMR0 [W] H) 00000000 00000000		DRCL0 [W] B -----	UTIMC0 [R/W] B 0--00001	U-TIMER 0
000068 _H	SSR1 [R/W] B, H, W 00001000	SIDR1 [R/W] B, H, W XXXXXXXX	SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 00--0-0-	UART1
00006C _H	UTIM1 [R] H (UTIMR1 [W] H) 00000000 00000000		DRCL1 [W] B -----	UTIMC1 [R/W] B 0--00001	U-TIMER 1
000070 _H	SSR2 [R/W] B, H, W 00001000	SIDR2 [R/W] B, H, W XXXXXXXX	SCR2 [R/W] B, H, W 00000100	SMR2 [R/W] B, H, W 00--0-0-	UART2
000074 _H	UTIM2 [R] H (UTIMR2 [W] H) 00000000 00000000		DRCL2 [W] B -----	UTIMC2 [R/W] B 0--00001	U-TIMER 2
000078 _H	ADCR [R] B, H, W 000000XX XXXXXXXX		ADCS [R/W] B, H, W 00000000 00000000		A/D Converter Sequential Compara- tor
00007C _H	ADCR0 [R] B, H, W XXXXXXXX	ADCR1 [R] B, H, W XXXXXXXX	ADCR2 [R] B, H, W XXXXXXXX	ADCR3 [R] B, H, W XXXXXXXX	
000080 _H	ADCR4 [R] B, H, W XXXXXXXX	ADCR5 [R] B, H, W XXXXXXXX	ADCR6 [R] B, H, W XXXXXXXX	ADCR7 [R] B, H, W XXXXXXXX	
000084 _H	—	DACR2 [R/W] B, H, W -----0	DACR1 [R/W] B, H, W -----0	DACR0 [R/W] B, H, W -----0	D/A Converter
000088 _H	—	DADR2 [R/W] B, H, W XXXXXXXX	DADR1 [R/W] B, H, W XXXXXXXX	DADR0 [R/W] B, H, W XXXXXXXX	

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
00008CH	WCR [R/W] B, H, W 00111111	APR [R/W] B, H, W -0000000	WDR1 [R/W] B, H, W XXXXXXXX	WDR0 [R/W] B, H, W XXXXXXXX	D/A DATA Transmitter
000090H	—	—	—	VERR [R] B, H, W ----XXXX	Version Register
000094H	IBCR [R/W] B, H, W 00000000	IBSR [R] B, H, W 00000000	ITBA [R/W] B, H, W -----00 00000000		I ² C interface
000098H	ITMK [R/W] B, H, W 00----11 11111111		ISMK [R/W] B, H, W 01111111	ISBA [R/W] B, H, W -0000000	
00009CH	—	IDAR [R/W] B, H, W 00000000	ICCR [R/W] B, H, W 0-011111	IDBL [R/W] B, H, W -----0	
0000A0H	—	—	—	—	Reserved
0000A4H	—	—	—	—	
0000A8H	TMRLR3 [W] H, W XXXXXXXX XXXXXXXX		TMR3 [R] H, W XXXXXXXX XXXXXXXX		Reload Timer 3
0000ACH	—		TMCSR3 [R/W] B, H, W ----0000 00000000		
0000B0H	RCR1 [W] B, H, W 00000000	RCR0 [W] B, H, W 00000000	UDCR1 [R] B, H, W 00000000	UDCR0 [R] B, H, W 00000000	8/16 Bit U/D Counter0, 1
0000B4H	CCRH0 [R/W] B, H, W 00001000	CCRL0 [R/W] B, H, W 00001000	—	CSR0 [R/W] B, H, W 00000000	
0000B8H	CCRH1 [R/W] B, H, W 00001000	CCRL1 [R/W] B, H, W 00001000	—	CSR1 [R/W] B, H, W 00000000	
0000BCH	RCR3 [W] B, H, W 00000000	RCR2 [W] B, H, W 00000000	UDCR3 [R] B, H, W 00000000	UDCR2 [R] B, H, W 00000000	8/16 Bit U/D Counter2, 3
0000C0H	CCRH2 [R/W] B, H, W 00001000	CCRL2 [R/W] B, H, W 00001000	—	CSR2 [R/W] B, H, W 00000000	
0000C4H	CCRH3 [R/W] B, H, W 00001000	CCRL3 [R/W] B, H, W 00001000	—	CSR3 [R/W] B, H, W 00000000	
0000C8H	—	—	—	—	Reserved
0000CCH	—	—	—	—	
0000D0H	CCR [R/W] B, H, W 00001000	COMPR [R/W] B, H, W 00001000	CSR [R/W] B, H, W 00000000	UCR [R/W] B, H, W 00000000	8 Bit UP Counter
0000D4H	TCDT [R/W] H, W 00000000 00000000		—	TCCS [R/W] B, H, W 00000000	16 bit Free run Timer
0000D8H	IPCP1 [R] H, W XXXXXXXX XXXXXXXX		IPCP0 [R] H, W XXXXXXXX XXXXXXXX		16 bit ICU
0000DCH	IPCP3 [R] H, W XXXXXXXX XXXXXXXX		IPCP2 [R] H, W XXXXXXXX XXXXXXXX		
0000E0H	—	ICS23 [R/W] B, H, W 00000000	—	ICS01 [R/W] B, H, W 00000000	

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
0000E4 _H	OCCP1 [R/W] H, W XXXXXXXX XXXXXXXX		OCCP0 [R/W] H, W XXXXXXXX XXXXXXXX		16 bit OCU
0000E8 _H	OCCP3 [R/W] H, W XXXXXXXX XXXXXXXX		OCCP2 [R/W] H, W XXXXXXXX XXXXXXXX		
0000EC _H	OCCP5 [R/W] H, W XXXXXXXX XXXXXXXX		OCCP4 [R/W] H, W XXXXXXXX XXXXXXXX		
0000F0 _H	OCCP7 [R/W] H, W XXXXXXXX XXXXXXXX		OCCP6 [R/W] H, W XXXXXXXX XXXXXXXX		
0000F4 _H	OCS23 [R/W] B, H, W 1110110 00001100		OCS01 [R/W] B, H, W 1110110 00001100		
0000F8 _H	OCS67 [R/W] B, H, W 1110110 00001100		OCS45 [R/W] B, H, W 1110110 00001100		
0000FC _H to 0001FC _H	—				Reserved
000200 _H	DMACA0 [R/W] B, H, W*3 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 _H	DMACB0 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 _H	DMACA1 [R/W] B, H, W*3 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C _H	DMACB1 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000210 _H	DMACA2 [R/W] B, H, W*3 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000214 _H	DMACB2 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000218 _H	DMACA3 [R/W] B, H, W*3 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00021C _H	DMACB3 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 _H	DMACA4 [R/W] B, H, W*3 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000224 _H	DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 _H	—				
00022C _H to 00023C _H	—				
000240 _H	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX				DMAC

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
000244H to 000300H	—				Reserved
000304H	—	—	—	ISIZE [R/W] B, H, W -----11	I-Cache (MB91V340 only)
000308H to 0003E0H	—				Reserved
0003E4H	—	—	—	ICHCR [R/W] B, H, W 0-000000	I-Cache (MB91V340 only)
0003E8H 0003ECH	—				Reserved
0003F0H	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit Search Module
0003F4H	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8H	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FCH	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400H	—	DDRH [R/W] B -----000	DDR1 [R/W] B --000000	DDRJ [R/W] B 00000000	R-bus Data Direction Register
000404H	DDRK [R/W] B 00000000	DDRL [R/W] B -0000000	DDRM [R/W] B ----0000	DDRN [R/W] B 00000000	
000408H	DDRO [R/W] B 00000000	DDRP [R/W] B 00000000	—		
00040CH	—				
000410H	—	PFRH [R/W] B -----00-	PFRI [R/W] B --00-00-	—	R-bus PortFunction Register
000414H	PFRK [R/W] B 0000----	PFRL [R/W] B 00---000	—	—	
000418H	PFRO [R/W] 00000000	—	—		
00041CH	—				Reserved
000420H	—	PCRH [R/W] B -----000	PCRI [R/W] B --000000	PCRJ [R/W] B 00000000	R-bus Pull-up Control Register

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
000424 _H	PCRK [R/W] B 00000000	PCRL [R/W] B -0000000	PCRM [R/W] B ----000	PCRN [R/W] B 00000000	R-bus Pull-up Control Register
000428 _H	PCRO [R/W] B 00000000	PCRP [R/W] B 00000000	—	—	
00042C _H to 00043C _H	—				Reserved
000440 _H	ICR00 [R/W] B, H, W ---11111	ICR01 [R/W] B, H, W ---11111	ICR02 [R/W] B, H, W ---11111	ICR03 [R/W] B, H, W ---11111	Interrupt Control unit
000444 _H	ICR04 [R/W] B, H, W ---11111	ICR05 [R/W] B, H, W ---11111	ICR06 [R/W] B, H, W ---11111	ICR07 [R/W] B, H, W ---11111	
000448 _H	ICR08 [R/W] B, H, W ---11111	ICR09 [R/W] B, H, W ---11111	ICR10 [R/W] B, H, W ---11111	ICR11 [R/W] B, H, W ---11111	
00044C _H	ICR12 [R/W] B, H, W ---11111	ICR13 [R/W] B, H, W ---11111	ICR14 [R/W] B, H, W ---11111	ICR15 [R/W] B, H, W ---11111	
000450 _H	ICR16 [R/W] B, H, W ---11111	ICR17 [R/W] B, H, W ---11111	ICR18 [R/W] B, H, W ---11111	ICR19 [R/W] B, H, W ---11111	
000454 _H	ICR20 [R/W] B, H, W ---11111	ICR21 [R/W] B, H, W ---11111	ICR22 [R/W] B, H, W ---11111	ICR23 [R/W] B, H, W ---11111	
000458 _H	ICR24 [R/W] B, H, W ---11111	ICR25 [R/W] B, H, W ---11111	ICR26 [R/W] B, H, W ---11111	ICR27 [R/W] B, H, W ---11111	
00045C _H	ICR28 [R/W] B, H, W ---11111	ICR29 [R/W] B, H, W ---11111	ICR30 [R/W] B, H, W ---11111	ICR31 [R/W] B, H, W ---11111	
000460 _H	ICR32 [R/W] B, H, W ---11111	ICR33 [R/W] B, H, W ---11111	ICR34 [R/W] B, H, W ---11111	ICR35 [R/W] B, H, W ---11111	
000464 _H	ICR36 [R/W] B, H, W ---11111	ICR37 [R/W] B, H, W ---11111	ICR38 [R/W] B, H, W ---11111	ICR39 [R/W] B, H, W ---11111	
000468 _H	ICR40 [R/W] B, H, W ---11111	ICR41 [R/W] B, H, W ---11111	ICR42 [R/W] B, H, W ---11111	ICR43 [R/W] B, H, W ---11111	
00046C _H	ICR44 [R/W] B, H, W ---11111	ICR45 [R/W] B, H, W ---11111	ICR46 [R/W] B, H, W ---11111	ICR47 [R/W] B, H, W ---11111	
000470 _H to 00047C _H	—				
000480 _H	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXXXX	
000484 _H	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	
000488 _H	—				

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
00048CH to 0005FCH	—				Reserved
000600H	DDR0 [R/W] B*1 00000000	DDR1 [R/W] B*1 00000000	DDR2 [R/W] B 00000000	—	T-unit Data Direc- tion Register
000604H	—	—	DDR6 [R/W] B 00000000	—	
000608H	DDR8 [R/W] B*4 --000000	DDR9 [R/W] B 00000000	DDRA [R/W] B 00000000	DDRb [R/W] B 00000000	
00060CH	DDRC [R/W] B -----000		—		
000610H	—	—	—	—	T-unit Port Func- tion Register
000614H	—	—	PFR6 [R/W] B 11111111	—	
000618H	PFR8 [R/W] B*5 --1--0--	PFR9 [R/W] B 0-001001	PFRA [R/W] B 11111111	PFRB1 [R/W] B 00000000	
00061CH	PFRB2 [R/W] B 00----00	PFRC [R/W] B ---00000	—	—	
000620H	PCR0 [R/W] B*1 00000000	PCR1 [R/W] B*1 00000000	PCR2 [R/W] B 00000000	—	T-unit Pull-up Con- trol Register
000624H	—	—	PCR6 [R/W] B 00000000	—	
000628H	PCR8 [R/W] B*4 --000000	PCR9 [R/W] B 00000000	PCRA [R/W] B 00000000	PCRB [R/W] B 00000000	
00062CH	PCRC [R/W] B -----000	—	—	—	
000630H to 00063CH	—				Reserved
000640H	ASR0 [R/W] H, W 00000000 00000000		ACR0 [R/W] B, H, W 1111XX00 00000000		T-unit
000644H	ASR1 [R/W] H, W 00000000 00000000		ACR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000648H	ASR2 [R/W] H, W 00000000 00000000		ACR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		
00064CH	ASR3 [R/W] H, W 00000000 00000000		ACR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000650H	ASR4 [R/W] H, W 00000000 00000000		ACR4 [R/W] B, H, W XXXXXXXX XXXXXXXX		T-unit
000654H	ASR5 [R/W] H, W 00000000 00000000		ACR5 [R/W] B, H, W XXXXXXXX XXXXXXXX		

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
000658 _H	ASR6 [R/W] H, W 00000000 00000000		ACR6 [R/W] B, H, W XXXXXXXX XXXXXXXX		T-unit
00065C _H	ASR7 [R/W] H, W 00000000 00000000		ACR7 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000660 _H	AWR0 [R/W] B, H, W 01111111 11111111		AWR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000664 _H	AWR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		AWR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000668 _H	AWR4 [R/W] B, H, W XXXXXXXX XXXXXXXX		AWR5 [R/W] B, H, W XXXXXXXX XXXXXXXX		
00066C _H	AWR6 [R/W] B, H, W XXXXXXXX XXXXXXXX		AWR7 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000670 _H	—				
000674 _H	—				
000678 _H	IOWR0 [R/W] B, H, W XXXXXXXX	IOWR1 [R/W] B, H, W XXXXXXXX	IOWR2 [R/W] B, H, W XXXXXXXX	—	
00067C _H	—				
000680 _H	CSEr [R/W] B, H, W 00000001	CheR [R/W] B, H, W*1 11111111	—	TCR [W] B, H, W 0000XXXX	
000684 _H	—				
000684 _H to 0007F8 _H	—				Reserved
0007FC _H	—	MODR [W]*6 XXXXXXXX	—	—	
000800 _H to 000AFC _H	—				Reserved
000B00 _H	ESTS0 [R/W] X0000000	ESTS1 [R/W] XXXXXXXX	ESTS2 [R] 1XXXXXXXX	—	DSU (MB91V340 only)
000B04 _H	ECTL0 [R/W] 0X000000	ECTL1 [R/W] 00000000	ECTL2 [W] 000X0000	ECTL3 [R/W] 00X00X11	
000B08 _H	ECNT0 [W] XXXXXXXX	ECNT1 [W] XXXXXXXX	EUSA [W] XXX00000	EDTC [W] 0000XXXX	
000B0C _H	EWPT [R] 00000000 00000000		—		
000B10 _H	EDTR0 [W] XXXXXXXX XXXXXXXX		EDTR1 [W] XXXXXXXX XXXXXXXX		

(Continued)

MB91340/MB91V340

address	register				block
	+0	+1	+2	+3	
000B14H to 000B1CH	—				DSU (MB91V340 only)
000B20H	EIA0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B24H	EIA1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B28H	EIA2 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B2CH	EIA3 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B30H	EIA4 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B34H	EIA5 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B38H	EIA6 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B3CH	EIA7 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B40H	EDTA [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B44H	EDTM [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B48H	EOA0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B4CH	EOA1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B50H	EPCR [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B54H	EPSR [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B58H	EIAM0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B5CH	EIAM1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B60H	EOAM0/EODM0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B64H	EOAM1/EODM1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B68H	EOD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

(Continued)

(Continued)

address	register				block
	+0	+1	+2	+3	
000B6CH	EOD1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DSU (MB91V340)
000B70H to 000FFCH	—				Reserved
001000H	DMASA0 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				DMAC
001004H	DMADA0 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001008H	DMASA1 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
00100CH	DMADA1 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001010H	DMASA2 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001014H	DMADA2 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001018H	DMASA3 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
00101CH	DMADA3 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001020H	DMASA4 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001024H	DMADA4 [R/W] W XXXXXXXX_XXXXXXXX_XXXXXXXX_XXXXXXXX				
001028H to 001FFCH	—				Reserved

*1 : This register is only present on the MB91V340.

*2 : The Initial value of this register on the MB91V340 is [XXXXXXXX].

*3 : Byte access is not permitted for the lower 16 bits of DMAC0 to 4 (DTC[15:0])

*4: The default value of this register on the MB91V340 is [00000000].

*5: The default value of this register on the MB91V340 is [111--0--].

*6 : This register is accessed through mode vector fetch; it cannot be accessed in normal mode.

MB91340/MB91V340

■ INTERRUPT VECTORS

Interrupt	Interrupt No.		Interrupt level	Offset	TBR default address	RN
	#	Hex				
Reset	#0	00 _H	—	3FC _H	000FFFFC _H	—
Mode vector	#1	01 _H	—	3F8 _H	000FFFF8 _H	—
System reserved	#2	02 _H	—	3F4 _H	000FFFF4 _H	—
System reserved	#3	03 _H	—	3F0 _H	000FFFF0 _H	—
System reserved	#4	04 _H	—	3EC _H	000FFFE _C	—
System reserved	#5	05 _H	—	3E8 _H	000FFFE8 _H	—
System reserved	#6	06 _H	—	3E4 _H	000FFFE4 _H	—
Coprocessor absent trap	#7	07 _H	—	3E0 _H	000FFFE0 _H	—
Coprocessor error trap	#8	08 _H	—	3DC _H	000FFFD _C	—
INTE instruction	#9	09 _H	—	3D8 _H	000FFFD8 _H	—
Instruction break exception	#10	0A _H	—	3D4 _H	000FFFD4 _H	—
Operand break trap	#11	0B _H	—	3D0 _H	000FFFD0 _H	—
Step trace trap	#12	0C _H	—	3CC _H	000FFF _C	—
NMI request (tool)	#13	0D _H	—	3C8 _H	000FFF _{C8}	—
Undefined instruction exception	#14	0E _H	—	3C4 _H	000FFF _{C4}	—
NMI request	#15	0F _H	15 (F _H) fixed	3C0 _H	000FFF _{C0}	—
External interrupt 0	#16	10 _H	ICR00	3BC _H	000FFF _{BC}	6
External interrupt 1	#17	11 _H	ICR01	3B8 _H	000FFF _{B8}	7
External interrupt 2	#18	12 _H	ICR02	3B4 _H	000FFF _{B4}	11
External interrupt 3	#19	13 _H	ICR03	3B0 _H	000FFF _{B0}	12
External interrupt 4	#20	14 _H	ICR04	3AC _H	000FFF _{AC}	—
External interrupt 5	#21	15 _H	ICR05	3A8 _H	000FFF _{A8}	—
External interrupt 6	#22	16 _H	ICR06	3A4 _H	000FFF _{A4}	—
External interrupt 7	#23	17 _H	ICR07	3A0 _H	000FFF _{A0}	—
Reload timer 0	#24	18 _H	ICR08	39C _H	000FFF _{9C}	8
Reload timer 1	#25	19 _H	ICR09	398 _H	000FFF ₉₈	9
Reload timer 2	#26	1A _H	ICR10	394 _H	000FFF ₉₄	10
UART0 (RX completed)	#27	1B _H	ICR11	390 _H	000FFF ₉₀	0
UART1 (RX completed)	#28	1C _H	ICR12	38C _H	000FFF _{8C}	1
UART2 (RX completed)	#29	1D _H	ICR13	388 _H	000FFF ₈₈	2
UART0 (TX completed)	#30	1E _H	ICR14	384 _H	000FFF ₈₄	3
UART1 (TX completed)	#31	1F _H	ICR15	380 _H	000FFF ₈₀	4
UART2 (TX completed)	#32	20 _H	ICR16	37C _H	000FFF _{7C}	5

(Continued)

MB91340/MB91V340

Interrupt	Interrupt No.		Interrupt level	Offset	TBR default address	RN
	#	Hex				
DMAC0 (end, error)	#33	21 _H	ICR17	378 _H	000FFF78 _H	—
DMAC1 (end, error)	#34	22 _H	ICR18	374 _H	000FFF74 _H	—
DMAC2 (end, error)	#35	23 _H	ICR19	370 _H	000FFF70 _H	—
DMAC3 (end, error)	#36	24 _H	ICR20	36C _H	000FFF6C _H	—
DMAC4 (end, error)	#37	25 _H	ICR21	368 _H	000FFF68 _H	—
A/D	#38	26 _H	ICR22	364 _H	000FFF64 _H	15
I ² C	#39	27 _H	ICR23	360 _H	000FFF60 _H	—
U/D counter 0	#40	28 _H	ICR24	35C _H	000FFF5C _H	—
U/D counter 1	#41	29 _H	ICR25	358 _H	000FFF58 _H	—
U/D counter 2	#42	2A _H	ICR26	354 _H	000FFF54 _H	—
U/D counter 3	#43	2B _H	ICR27	350 _H	000FFF50 _H	—
U-TIMER0	#44	2C _H	ICR28	34C _H	000FFF4C _H	—
U-TIMER1	#45	2D _H	ICR29	348 _H	000FFF48 _H	—
U-TIMER2	#46	2E _H	ICR30	344 _H	000FFF44 _H	—
Time base timer overflow	#47	2F _H	ICR31	340 _H	000FFF40 _H	—
Reload timer 3	#48	30 _H	ICR32	33C _H	000FFF3C _H	13
UP counter	#49	31 _H	ICR33	338 _H	000FFF38 _H	14
System reserved	#50	32 _H	ICR34	334 _H	000FFF34 _H	—
System reserved	#51	33 _H	ICR35	330 _H	000FFF30 _H	—
16 bit freerun timer	#52	34 _H	ICR36	32C _H	000FFF2C _H	—
ICU0 (capture)	#53	35 _H	ICR37	328 _H	000FFF28 _H	—
ICU1 (capture)	#54	36 _H	ICR38	324 _H	000FFF24 _H	—
ICU2 (capture)	#55	37 _H	ICR39	320 _H	000FFF20 _H	—
ICU3 (capture)	#56	38 _H	ICR40	31C _H	000FFF1C _H	—
OCU0 (match)	#57	39 _H	ICR41	318 _H	000FFF18 _H	—
OCU1 (match)	#58	3A _H	ICR42	314 _H	000FFF14 _H	—
OCU2 (match)	#59	3B _H	ICR43	310 _H	000FFF10 _H	—
OCU3 (match)	#60	3C _H	ICR44	30C _H	000FFF0C _H	—
OCU4/5 (match)	#61	3D _H	ICR45	308 _H	000FFF08 _H	—
OCU6/7 (match)	#62	3E _H	ICR46	304 _H	000FFF04 _H	—
Delay interrupt bit	#63	3F _H	ICR47	300 _H	000FFF00 _H	—
System reserved (Used by REALOS)	#64	40 _H	—	2FC _H	000FFEFC _H	—
System reserved (Used by REALOS)	#65	41 _H	—	2F8 _H	000FFE8 _H	—
System reserved	#66	42 _H	—	2F4 _H	000FFE4 _H	—

(Continued)

MB91340/MB91V340

(Continued)

Interrupt	Interrupt No.		Interrupt level	Offset	TBR default address	RN
	Number					
System reserved	#67	43 _H	—	2F0 _H	000FFEF0 _H	—
System reserved	#68	44 _H	—	2EC _H	000FFEEC _H	—
System reserved	#69	45 _H	—	2E8 _H	000FFEE8 _H	—
System reserved	#70	46 _H	—	2E4 _H	000FFEE4 _H	—
System reserved	#71	47 _H	—	2E0 _H	000FFEE0 _H	—
System reserved	#72	48 _H	—	2DC _H	000FFEDC _H	—
System reserved	#73	49 _H	—	2D8 _H	000FFED8 _H	—
System reserved	#74	4A _H	—	2D4 _H	000FFED4 _H	—
System reserved	#75	4B _H	—	2D0 _H	000FFED0 _H	—
System reserved	#76	4C _H	—	2CC _H	000FFEC C _H	—
System reserved	#77	4D _H	—	2C8 _H	000FFEC8 _H	—
System reserved	#78	4E _H	—	2C4 _H	000FFEC4 _H	—
System reserved	#79	4F _H	—	2C0 _H	000FFEC0 _H	—
Used by INT instruction	#80 to #255	50 _H to FF _H	—	2BC _H to 000 _H	000FFEC B _H to 000FFC00 _H	—

■ PERIPHERAL RESOURCES

This section describes the location of each peripheral resource register in the memory space.

1. External Bus Interface Controller

The external bus interface controller controls the interface between the LSI's internal bus and external memory and I/O devices.

● External Bus Interface Controller Features

- Maximum output address width = 32-bit (4GB memory space)
- Various different types of external memory (8-bit, 16-bit, or 32-bit devices) can be directly connected and the controller can support multiple devices with different access timings.
Asynchronous SRAM, asynchronous ROM/FLASH memory (supports multiple write strobe access or byte-enable access)
Page mode ROM/FLASH memory (2, 4, or 8 page size)
Burst mode ROM/FLASH memory (MBM29BL160D/161D/162D or equivalent)
Address/data multiplexed bus (8-bit or 16-bit width only)
Synchronous memory (ASIC internal memory, etc.)
Note: Synchronous SRAM cannot be directly connected.
- Memory can be divided into eight independent banks (chip select areas) with a separate chip select output for each bank.
The size of each area can be set in 64Kbyte increments (the size of each chip select area can range from 64Kbyte to 2Gbyte)
Each area can be located anywhere in the physical address space (subject to boundary limitations based on the area size)
- The following functions can be set independently for each chip select area :
Chip select area enable/disable (Access is not performed to disabled areas)
Access timing type settings to suit the type of memory used
Detailed access timing settings (wait cycles and similar settings for each access type)
Data bus width (8-bit, 16-bit, 32-bit)
Byte-ordering setting (big or little endian)
Note: The CS0 area must be big endian.
Write-prohibit setting (read-only areas)
Enable or disable loading into internal cache
Enable or disable prefetch function
Maximum burst length setting (1, 2, 4, 8)
- Different detailed timing settings can be set for each timing type
Even for the same type, different settings can be used for each chip select area.
Up to 15 auto-wait cycles can be specified. (For asynchronous SRAM, ROM, Flash, and I/O areas)
The bus cycle can be extended by the external RDY input. (For asynchronous SRAM, ROM, Flash, and I/O areas)
Fast access wait and page wait settings are supported (For burst/page mode ROM and Flash areas)
Idle cycles, recovery cycles, setup delays, and similar can be inserted.
- DMA supports fly-by transfer
Transfer between memory and I/O can be performed by a single access.
Memory wait cycles can be synchronized with the I/O wait period during fly-by transfer.
Hold times can be maintained by extending access to the data source only.
Separate idle and recovery cycle settings can be specified for use in fly-by transfer.
- Supports external bus arbitration using BRQ and BGRNT.
- Pins not used by the external interface can be set as general purpose I/O ports.

MB91340/MB91V340

• Chip select areas


The external bus interface supports up to eight separate chip select area settings.

The address range for each area can be set anywhere in the 4Gbyte memory space in 64Kbyte increments. The address settings for each area are set in ASR0 to ASR7 (Area Select Register) and ACR0 to ACR7 (Area Configuration Register).

When bus access is performed to one of the areas specified in these registers, the corresponding chip select signal ($\overline{CS0}$ to $\overline{CS7}$) is asserted (outputs "L") for the duration of the access cycle.

After a reset and until a value is written to ACR0, address range 00000000_H to FFFFFFFF_H is assigned to chip select area 0.

• Block Diagram



- Register List

Address	31	24 23	16 15	08 07	00
00000640H	ASR0		ACR0		
00000644H	ASR1		ACR1		
00000648H	ASR2		ACR2		
0000064CH	ASR3		ACR3		
00000650H	ASR4		ACR4		
00000654H	ASR5		ACR5		
00000658H	ASR6		ACR6		
0000065CH	ASR7		ACR7		
00000660H	AWR0		AWR1		
00000664H	AWR2		AWR3		
00000668H	AWR4		AWR5		
0000066CH	AWR6		AWR7		
00000670H	Reserved	Reserved	Reserved	Reserved	
00000674H	Reserved	Reserved	Reserved	Reserved	
00000678H	IOWR0	IOWR1	IOWR2	Reserved	
0000067CH	Reserved	Reserved	Reserved	Reserved	
00000680H	CSER	CHER	Reserved	Reserved	
00000684H	Reserved	Reserved	Reserved	Reserved	
00000688H	Reserved	Reserved	Reserved	Reserved	
0000068CH	Reserved	Reserved	Reserved	Reserved	
	—	—	—	—	
000007F8H	Reserved	Reserved	Reserved	Reserved	
000007FCH	Reserved	(MODR)	Reserved	Reserved	

Reserved : Indicates a reserved register. When writing, always set to "0".


The MODR register cannot be accessed by the user program.

MB91340/MB91V340

2. I/O Ports

MB91340/MB91V340 pins can be used as I/O ports when not set for use by the external bus interface or the various peripheral I/O functions.

• I/O port (with pull-up resistor) block diagram



• I/O port registers

I/O ports with pull-up resistors have the following registers :

- PDR (Port Data Register)
 - DDR (Data Direction Register)
 - PFR (Port Function Register)
 - PCR (Pull-up Control Register)
- When port is in input mode (PFR = "0" & DDR = "0")
PDR read : Reads the level of the corresponding external pin.
PDR write : PDR writes the value to the PDR.
 - When port is in output mode (PFR = "0" & DDR = "1")
PDR read : Reads the PDR value.
PDR write : Outputs the PDR value to the corresponding external pin.
 - When port is in peripheral output mode (PFR = "1" & DDR = "X")
PDR : Reads the value of the corresponding peripheral output.
PDR write : Writes the value to the PDR.

Notes : • Use byte access to access ports.

- The external bus function has priority for port 0 to port A when these are used as external bus pins. Accordingly, writing to the DDR has no effect on the pin input/output setting while the pins are operating as external bus pins. The value set in the DDR becomes meaningful when the PFR register is modified to set the pins as general purpose ports.
- In stop mode (HiZ = 0), the pull-up resistor control register setting is used.
- In stop mode (HiZ = 1), the pull-up resistor control register setting is ignored during hardware standby.
- Using pull-up resistors is prohibited when these pins are used as external bus pins. In this case, do not write '1' to the corresponding bit in the pull-up control register (PCR).

MB91340/MB91V340

• Port Data Register (PDR)

PDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000000 _H	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXX _B	R/W
PDR1	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000001 _H	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX _B	R/W
PDR2	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000002 _H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXX _B	R/W
PDR6	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000006 _H	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX _B	R/W
PDR8	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000008 _H	(P87)	(P86)	P85	—	—	P82	P81	P80	-- XXXXX _B (XXXXXXXX _B)	R/W
PDR9	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000009 _H	P97	P96	P95	P94	P93	P92	P91	P90	XXXXXXXX _B	R/W
PDRA	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000000A _H	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	XXXXXXXX _B	R/W
PDRB	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000000B _H	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	XXXXXXXX _B	R/W
PDRC	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000000C _H	—	—	—	—	—	PC2	PC1	PC0	-----XXX _B	R/W
PDRH	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000011 _H	—	—	—	—	—	PH2	PH1	PH0	-----XXX _B	R/W
PDRI	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000012 _H	—	—	PI5	PI4	PI3	PI2	PI1	PI0	-- XXXXX _B	R/W
PDRJ	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000013 _H	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	XXXXXXXX _B	R/W
PDRK	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000014 _H	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0	XXXXXXXX _B	R/W
PDRL	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000015 _H	—	PL6	PL5	PL4	PL3	PL2	PL1	PL0	- XXXXXXX _B	R/W

(Continued)

(Continued)

PDRM	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000016 _H	—	—	—	—	PM3	PM2	PM1	PM0	---- XXXX _B	R/W
PDRN	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000017 _H	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0	XXXXXXXX _B	R/W
PDRO	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000018 _H	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	XXXXXXXX _B	R/W
PDRP	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000019 _H	PP7	PP6	PP5	PP4	PP3	PP2	PP1	PP0	XXXXXXXX _B	R/W

PDR0 to PDRP are the I/O data registers for the I/O pots. The corresponding DDR0 to DDRP and PFR6 to PFRO registers control input and output operation.

P00 to P07, P10 to P17, P20 to P27, PJ0 to PJ7, PM0 to PM7, PN0 to PN7, and PP0 to PP7 do not have a PFR (port function register).

Note: PDR0 to PDR1 only exist on the MB91V340. The values enclosed in brackets () for PDR8 indicate the functions and default values for the MB91V340.

MB91340/MB91V340

• Data Direction Register (DDR)

DDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000600H	P07	P06	P05	P04	P03	P02	P01	P00	00000000 _B	R/W
DDR1	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000601H	P17	P16	P15	P14	P13	P12	P11	P10	00000000 _B	R/W
DDR2	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000602H	P27	P26	P25	P24	P23	P22	P21	P20	00000000 _B	R/W
DDR6	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000606H	P67	P66	P65	P64	P63	P62	P61	P60	00000000 _B	R/W
DDR8	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000608H	(P87)	(P86)	P85	—	—	P82	P81	P80	-- 000000 _B (00000000 _B)	R/W
DDR9	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000609H	P97	P96	P95	P94	P93	P92	P91	P90	00000000 _B	R/W
DDRA	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000060AH	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	00000000 _B	R/W
DDRB	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000060BH	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	00000000 _B	R/W
DDRC	7	6	5	4	3	2	1	0	Initial value	Access
Address: 0000060CH	—	—	—	—	—	PC2	PC1	PC0	----- 000 _B	R/W
DDRH	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000401H	—	—	—	—	—	PH2	PH1	PH0	----- 000 _B	R/W
DDRI	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000402H	—	—	PI5	PI4	PI3	PI2	PI1	PI0	-- 000000 _B	R/W
DDRJ	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000403H	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	00000000 _B	R/W
DDRK	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000404H	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0	00000000 _B	R/W
DDRL	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000405H	—	PL6	PL5	PL4	PL3	PL2	PL1	PL0	- 0000000 _B	R/W

(Continued)

(Continued)

DDRM	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000406 _H	—	—	—	—	PM3	PM2	PM1	PM0	---- 0000 _B	R/W
DDRN	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000407 _H	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0	00000000 _B	R/W
DDRO	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000408 _H	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	00000000 _B	R/W
DDRP	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000409 _H	PP7	PP6	PP5	PP4	PP3	PP2	PP1	PP0	00000000 _B	R/W

DDR0 to DDRP control the direction (input or output) of each bit in the corresponding port.

When PFR = 0 DDR = 0 : Port input

DDR = 1 : Port output

When PFR = 1 DDR = 0 : Peripheral input

DDR = 1 : Peripheral output

Note: DDR0 to DDR1 only exist on the MB91V340. The values enclosed in brackets () for DDR8 indicate the functions and default values for the MB91V340.

MB91340/MB91V340

• Pull-up Control Register (PCR)

PCR0 Address: 00000620 _H	7 6 5 4 3 2 1 0	P07 P06 P05 P04 P03 P02 P01 P00	Initial value 00000000 _B	Access R/W
PCR1 Address: 00000621 _H	7 6 5 4 3 2 1 0	P17 P16 P15 P14 P13 P12 P11 P10	Initial value 00000000 _B	Access R/W
PCR2 Address: 00000622 _H	7 6 5 4 3 2 1 0	P27 P26 P25 P24 P23 P22 P21 P20	Initial value 00000000 _B	Access R/W
PCR6 Address: 00000626 _H	7 6 5 4 3 2 1 0	P67 P66 P65 P64 P63 P62 P61 P60	Initial value 00000000 _B	Access R/W
PCR8 Address: 00000628 _H	7 6 5 4 3 2 1 0	(P87) (P86) P85 *1 *1 P82 P81 P80	Initial value -- 000000 _B (00000000 _B)	Access R/W
PCR9 Address: 00000629 _H	7 6 5 4 3 2 1 0	P97 P96 P95 P94 P93 P92 P91 P90	Initial value 00000000 _B	Access R/W
PCRA Address: 0000062A _H	7 6 5 4 3 2 1 0	PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0	Initial value 00000000 _B	Access R/W
PCRB Address: 0000062B _H	7 6 5 4 3 2 1 0	PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0	Initial value 00000000 _B	Access R/W
PCRC Address: 0000062C _H	7 6 5 4 3 2 1 0	— — — — — PC2 PC1 PC0	Initial value ---- 000 _B	Access R/W
PCRH Address: 00000421 _H	7 6 5 4 3 2 1 0	— — — — — PH2 PH1 PH0	Initial value ---- 000 _B	Access R/W
PCRI Address: 00000422 _H	7 6 5 4 3 2 1 0	— — PI5 PI4 PI3 PI2 PI1 PI0	Initial value -- 000000 _B	Access R/W
PCRJ Address: 00000423 _H	7 6 5 4 3 2 1 0	PJ7 PJ6 PJ5 PJ4 PJ3 PJ2 PJ1 PJ0	Initial value 00000000 _B	Access R/W
PCRK Address: 00000424 _H	7 6 5 4 3 2 1 0	PK7 PK6 PK5 PK4 PK3 PK2 PK1 PK0	Initial value 00000000 _B	Access R/W
PCRL Address: 00000425 _H	7 6 5 4 3 2 1 0	— PL6 PL5 PL4 PL3 PL2 PL1 PL0	Initial value - 0000000 _B	Access R/W

(Continued)

(Continued)

PCRM	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000426 _H	—	—	—	—	PM3	PM2	PM1	PM0	---- 0000 _B	R/W
PCRN	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000427 _H	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0	00000000 _B	R/W
PCRO	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000428 _H	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	00000000 _B	R/W
PCRP	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00000429 _H	PP7	PP6	PP5	PP4	PP3	PP2	PP1	PP0	00000000 _B	R/W

PCR0 to PCRP control the pull-up resistors for the corresponding port.

PCR = 0 : No pull-up resistor

PCR = 1 : Use pull-up resistor

Notes: • PCR0 to PCR1 only exist on the MB91V340. The values enclosed in brackets () for PCR8 indicate the functions and default values for the MB91V340.

- Always write "0" to bits indicated by "*1".
- Always write "0" to the bits for general purpose ports corresponding to pins used as external bus pins.

MB91340/MB91V340

• Port Function Register (PFR)

PFR6 Address: 00000616 _H	7 6 5 4 3 2 1 0 A23E A22E A21E A20E A19E A18E A17E A16E	Initial value 11111111 _B	Access R/W
PFR8 Address: 00000618 _H	7 6 5 4 3 2 1 0 (WR3XE)(WR2XE) WR1XE — — BRQE — —	Initial value -- 1 -- 0 -- _B (111 -- 0 -- _B)	Access R/W
PFR9 Address: 00000619 _H	7 6 5 4 3 2 1 0 WEXE — BAAE ASXE *1 MCKE — SYSE	Initial value 0 - 001001 _B	Access R/W
PFRA Address: 0000061A _H	7 6 5 4 3 2 1 0 CS7XE CS6XE CS5XE CS4XE CS3XE CS2XE CS1XE CS0XE	Initial value 11111111 _B	Access R/W
PFRB1 Address: 0000061B _H	7 6 5 4 3 2 1 0 DES1 AK12 AK11 AK10 DES0 AK02 AK01 AK00	Initial value 00000000 _B	Access R/W
PFRB2 Address: 0000061C _H	7 6 5 4 3 2 1 0 DRDE DWRE — — — — AKH1 AKH0	Initial value 00 - - - - 00 _B	Access R/W
PFRC Address: 0000061D _H	7 6 5 4 3 2 1 0 — — — AKH2 DES2 AK22 AK21 AK00	Initial value - - - 00000 _B	Access R/W
PFRH Address: 00000411 _H	7 6 5 4 3 2 1 0 — — — — — SCE2 SOE2 —	Initial value - - - - - 00 - _B	Access R/W
PFRI Address: 00000412 _H	7 6 5 4 3 2 1 0 — — SCE1 SOE1 — SCE0 SOE0 —	Initial value - - 00 - 00 - _B	Access R/W
PFRK Address: 00000414 _H	7 6 5 4 3 2 1 0 TOE3 TOE2 TOE1 TOE0 — — —	Initial value 0000 - - - - _B	Access R/W
PFRL Address: 00000415 _H	7 6 5 4 3 2 1 0 UDE1 UDE0 — — — I2CD TEST I2CE	Initial value 00 - - - 000 _B	Access R/W
PFRO Address: 00000418 _H	7 6 5 4 3 2 1 0 OTE7 OTE6 OTE5 OTE4 OTE3 OTE2 OTE1 OTE0	Initial value 00000000 _B	Access R/W

PFR6 to PFRO control the output for the corresponding external bus interface or peripheral output bit. Always write "0" to unused bits in the PFR. (However, always write "1" to bits indicated by "*1")

Note: The values enclosed in brackets () for PFR8 indicate the functions and default values for the MB91V340.

3. Interrupt Controller

The interrupt controller receives and processes interrupts.

• Hardware Configuration

The interrupt controller consists of the following :


- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- Hold request removal request generator

• Principal Functions

The main functions of the interrupt controller are as follows :

- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU)
- If an NMI or interrupt request with an interrupt level other than "11111_B" occurs, notify recovery from stop mode (to CPU)
- Generate hold request removal requests to the bus master

• Block Diagram



MB91340/MB91V340

• Register List

Bit	7	6	5	4	3	2	1	0	
Address: 00000440H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR00
Address: 00000441H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR01
Address: 00000442H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR02
Address: 00000443H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR03
Address: 00000444H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR04
Address: 00000445H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR05
Address: 00000446H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR06
Address: 00000447H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR07
Address: 00000448H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR08
Address: 00000449H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR09
Address: 0000044AH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR10
Address: 0000044BH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR11
Address: 0000044CH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR12
Address: 0000044DH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR13
Address: 0000044EH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR14
Address: 0000044FH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR15
Address: 00000450H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR16
Address: 00000451H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR17
Address: 00000452H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR18
Address: 00000453H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR19
Address: 00000454H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR20
Address: 00000455H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR21
Address: 00000456H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR22
Address: 00000457H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR23
Address: 00000458H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR24
Address: 00000459H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR25
Address: 0000045AH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR26
Address: 0000045BH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR27
Address: 0000045CH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR28
Address: 0000045DH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR29
Address: 0000045EH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR30
Address: 0000045FH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR31

R R/W R/W R/W R/W

(Continued)

(Continued)


Bit	7	6	5	4	3	2	1	0	
Address: 00000460H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR32
Address: 00000461H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR33
Address: 00000462H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR34
Address: 00000463H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR35
Address: 00000464H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR36
Address: 00000465H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR37
Address: 00000466H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR38
Address: 00000467H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR39
Address: 00000468H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR40
Address: 00000469H	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR41
Address: 0000046AH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR42
Address: 0000046BH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR43
Address: 0000046CH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR44
Address: 0000046DH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR45
Address: 0000046EH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR46
Address: 0000046FH	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR47
				R	R/W	R/W	R/W	R/W	
Address: 0000045H	MHALTI	—	—	LVL4	LVL3	LVL2	LVL1	LVL0	HRCL
	R/W			R	R/W	R/W	R/W	R/W	

MB91340/MB91V340

4. External Interrupt/NMI Control Block

The external interrupt control block controls external interrupt requests input to the NMIX and INTO-7 pins. The interrupt trigger level can be selected from "H", "L", "rising edge", or "falling edge" (except for NMI).

• Block Diagram



• Register List

External interrupt enable register (ENIR)								
bit	7	6	5	4	3	2	1	0
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0

External interrupt request register (EIRR)								
bit	15	14	13	12	11	10	9	8
	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0

Request level setting register (ELVR)								
bit	15	14	13	12	11	10	9	8
	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4

bit	7	6	5	4	3	2	1	0
	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0


5. REALOS Related Hardware

The REALOS hardware is used by the realtime operating system. Accordingly, these resources are not available to the user program when REALOS is used.


5.1 Delay Interrupt Module

The delay interrupt module is used to generate interrupts for task switching. This module can be used to generate and cancel interrupts to the CPU via software.

- Block Diagram



- Register List




MB91340/MB91V340

5.2 Bit Search Module

Searches the data written to the input register for the first bit containing "0", "1", or a change in value. The module returns the position of the detected bit.

• Block Diagram



• Register List

Address : 000003F0 _H	31 0	BSD0	"0" detection data register
Address : 000003F4 _H		BSD1	"1" detection data register
Address : 000003F8 _H		BSDC	Change bit detection data register
Address : 000003FC _H		BSRR	Detection result register

6. 8-Bit Up Counter


The 8-bit up counter unit consists of an 8-bit up counter, 8-bit compare register, and their respective control circuits.

The MB91340/MB91V340 has one 8-bit up counter channel.

• 8-Bit Up Counter Features


- The 8-bit count register can count in the range (0)d to (256)d.
- The count clock can be selected from four internal clocks (counts on the rising edge).
- Includes a compare function for performing up-counting.
- The interrupt generation frequency for compare match and overflow can be controlled.
- The compare match and overflow interrupt can be enabled and disabled independently.
- A clock can be generated by detecting the flag when a compare match or overflow occurs.

• Block Diagram




MB91340/MB91V340


• Register List




Up count register (UCR)




Compare register (COMPR)



Counter status register (CSR)



Counter control register (CCR)



7. 8/16-Bit Up/Down Counter/Timer

The 8/16-bit up/down counter/timer consists of an six event inputs, two 8-bit up/down counters, two 8-bit reload/compare registers, and their various control circuits.

The MB91340/MB91V340 have four 8-bit up/down counter/timer channels.


• 8-Bit Up/Down Counter/Timer Features

Parameter	Function
Operation mode	<ul style="list-style-type: none"> 8-bit 2 channel modes 16-bit 1 channel mode
Count mode	Can select four different count modes. <ul style="list-style-type: none"> Timer mode Up/down count mode Phase difference count mode (multiply by 2) Phase difference count mode (multiply by 4)
Count clock (In timer mode)	Can select two different count modes. <ul style="list-style-type: none"> $\phi/2$ (ϕ : Machine clock frequency) $\phi/8$
Edge selection for detection (In up/down count mode)	Can select which edge to detect on the external pin input signal. <ul style="list-style-type: none"> Edge detection disabled Detect falling edge Detect rising edge Detect both rising and falling edges
Function of ZIN pin	Can select two different functions. <ul style="list-style-type: none"> Counter clear function Gate function
Compare/reload function	Compare and reload functions are provided and these can be used individually or together. <ul style="list-style-type: none"> Compare function (Interrupt request generation and counter clear by compare match) Reload function (Interrupt request generation and reload by underflow) Compare/reload function (Interrupt request generation and counter clear by compare match, interrupt request generation and reload by underflow) Compare/reload disabled
Count direction	<ul style="list-style-type: none"> The direction of the most recent count operation can be determined from the count direction flag.
Interrupt request	Can generate interrupt request <ul style="list-style-type: none"> Compare match Underflow or overflow Count direction change


Note : Phase difference count mode is suitable for use as a motor or similar encoder counter. High precision rotational position and speed counters can be implemented easily by inputting the A, B and Z phase outputs from the encoder.

MB91340/MB91V340

- Block Diagram
 - 8/16-bit up/down counter/timer (ch0, 2)



• 8/16-bit up/down counter/timer (ch1, 3)



MB91340/MB91V340

• Register List

31	24 23	16 15	8 7	0
RCR1	RCR0	UDCR1	UDCR0	
CCRH0	CCRL0	—	CSR0	
CCRH1	CCRL1	—	CSR1	
RCR3	RCR2	UDCR3	UDCR2	
CCRH2	CCRL2	—	CSR2	
CCRH3	CCRL3	—	CSR3	

Up/down count register (UDCR)

- Up/down count register ch0 (UDCR0)

bit	7	6	5	4	3	2	1	0
Address : 0000B3 _H	D07	D06	D05	D04	D03	D02	D01	D00

- Up/down count register ch1 (UDCR1)

bit	15	14	13	12	11	10	9	8
Address : 0000B2 _H	D15	D14	D13	D12	D11	D10	D09	D08

- Up/down count register ch2 (UDCR2)

bit	7	6	5	4	3	2	1	0
Address : 0000BF _H	D07	D06	D05	D04	D03	D02	D01	D00

- Up/down count register ch3 (UDCR3)

bit	15	14	13	12	11	10	9	8
Address : 0000BE _H	D15	D14	D13	D12	D11	D10	D09	D08

Reload/compare register (RCR)

- Reload/compare register ch0 (RCR0)

bit	7	6	5	4	3	2	1	0
Address : 0000B1 _H	D07	D06	D05	D04	D03	D02	D01	D00

- Reload/compare register ch1 (RCR1)

bit	15	14	13	12	11	10	9	8
Address : 0000B0 _H	D15	D14	D13	D12	D11	D10	D09	D08

- Reload/compare register ch2 (RCR2)

bit	7	6	5	4	3	2	1	0
Address : 0000BD _H	D07	D06	D05	D04	D03	D02	D01	D00

- Reload/compare register ch3 (RCR3)

bit	15	14	13	12	11	10	9	8
Address : 0000BC _H	D15	D14	D13	D12	D11	D10	D09	D08

(Continued)

(Continued)

Counter status register (CSR)

- Counter status register ch0, 1 (CSR0, 1)

bit	7	6	5	4	3	2	1	0
Address : 0000B7 _H	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0
0000BB _H								

- Counter status register ch2, 3 (CSR2, 3)

bit	7	6	5	4	3	2	1	0
Address : 0000C3 _H	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0
0000C7 _H								

Counter control register (CCRL)

- Counter control register ch0, 1 (CCRL0, 1)

bit	7	6	5	4	3	2	1	0
Address : 0000B5 _H	CCKS	CTUT	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0
0000B9 _H								

- Counter control register ch2, 3 (CCRL2, 3)

bit	7	6	5	4	3	2	1	0
Address : 0000C1 _H	CCKS	CTUT	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0
0000C5 _H								

Counter control register (CCRH)

- Counter control register ch0 (CCRH0)

bit	15	14	13	12	11	10	9	8
Address : 0000B4 _H	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0

- Counter control register ch1 (CCRH1)

bit	15	14	13	12	11	10	9	8
Address : 0000B8 _H	UDD	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0

- Counter control register ch2 (CCRH2)

bit	15	14	13	12	11	10	9	8
Address : 0000C0 _H	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0

- Counter control register ch3 (CCRH3)

bit	15	14	13	12	11	10	9	8
Address : 0000C4 _H	UDD	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0

MB91340/MB91V340

8. 16-Bit Reload Timer


The 16-bit timer consists of a 16-bit down-counter, 16-bit reload register, prescaler for generating the internal count clock, and a control register.

The clock source can be selected from three internal clock signals (machine clock divided by 2, 8, or 32 - ch3 also supports machine clock divided by 64 or 128) or the external event input.

The interrupt can be used to initiate DMA transfer.

The MB91340/MB91V340 has four 16-bit reload timer channels.

• Block Diagram



• Register List

• Control status register (TMCSR)

15	14	13	12	11	10	9	8
—	—	SLT	CSL2	CSL1	CSL0	MOD2	MOD1
7	6	5	4	3	2	1	0
MOD0	—	OUTL	RELD	INTE	UF	CNTE	TRG

• 16-bit timer register (TMR)

15														0	

• 16-bit reload register (TMRLR)

15														0	

9. U-TIMER (16 bit timer for UART baud rate generation)


The U-TIMER is a 16-bit timer used to generate the baud rate for the UART. Any desired baud rate can be set using the combination of the chip operating frequency and U-TIMER reload value.

The U-TIMER can also be used as an interval timer by generating an interrupt from a count underflow event.


The MB91340/MB91V340 has three U-TIMER channels. When used as an interval timer, two U-TIMER channels can be connected in cascade for a maximum count interval of up to $2^{32} \times \phi$.

Cascade connection is only available for channel 0 and channel 1 or channel 0 and channel 2.

• Block Diagram



• Register List




10. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) or CLK synchronized transmission. The MB91340/MB91V340 has three UART channels.

• UART Features


- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Fully programmable baud rate
 - The internal timer can be set to any desired baud rate (see U-TIMER description)
- Variable baud rate can be input from an external clock.
- Error detection functions (parity, framing, overrun)
- Transmission signal format is NRZ
- The interrupt can be used to initiate DMA transfer.
- The DMAC interrupt can be cleared by writing to the DRCL register.

• Block Diagram




MB91340/MB91V340

• Register List




Register List Serial output register (SIDR/SODR)




Serial status register (SSR)




Serial mode register (SMR)



Serial control register (SCR)




(DRCL)




11. 16-Bit Freerun Timer

The 16-bit freerun timer consist of a 16-bit up counter and control status register.
 The count value from the 16-bit freerun timer is used as the base time for the output compare and input capture.
 The count clock can be selected from four different clocks.
 An interrupt can be generated when a counter overflow occurs.
 A mode setting is available that initializes the counter when a match with the value in compare register 0 (in the output compare unit) occurs.

• Block Diagram



• Register List (upper)



12. Input Capture

The input capture unit detects rising edges, falling edges, or either edge on the signal input from an external pin and saves the value of the 16-bit freerun timer at that time to a register. The unit can also generate an interrupt when an edge is detected.


The input capture consists of an input capture data register and control register. Each input capture channel has its own external input pin.

The active edge on the external input can be selected from the following three options :

- Rising edge
- Falling edge
- Either edge

The input capture can generate an interrupt when an active edge is detected. The MB91340/MB91V340 has four input capture channels.

• Block Diagram



- Register List

Input capture data register (upper) (IPCP)

15	14	13	12	11	10	9	8
CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08

Input capture data register (lower) (IPCP)

7	6	5	4	3	2	1	0
CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00

Capture control register (ICS23)

7	6	5	4	3	2	1	0
ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20

Capture control register (ICS01)

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00

13. Output Compare


The output compare unit consists of a 16-bit compare register, compare output latch, and control register. The unit can toggle the output level and generate an interrupt when a match occurs between the 16-bit freerun timer and compare register.

The MB91340/MB91V340 has eight output compare channels.

Output Compare Features

- The eight compare registers operate independently. Each compare register has its own output pin and interrupt flag.
- Two compare registers can be used together to control an output pin. The output pin is toggled by both registers.
- The initial value of each output pin can be specified.
- An interrupt is generated when a compare match occurs.
- The ch0 compare register can be used to clear the 16-bit freerun timer.

• Block Diagram



- Register List

Compare register (upper) (OCCP)							
15	14	13	12	11	10	9	8
C15	C14	C13	C12	C11	C10	C09	C08
Compare register (lower) (OCCP)							
7	6	5	4	3	2	1	0
C07	C06	C05	C04	C03	C02	C01	C00
Output control register (upper) (OCS)							
15	14	13	12	11	10	9	8
—	—	—	CMOD	—	—	OTD1	OTD0
Output control register (lower) (OCS)							
7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	—	—	CST1	CST0


14. I²C Interface

The I²C interface is a serial port that supports the Inter IC Bus protocol. It can operate as a master or slave device on the I²C bus.

I²C Interface Features

- Master/slave send and receive
- Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- Transmission direction detection function
- Repeated "START" condition generation and detection function
- Bus error detection function
- 10-bit or 7-bit slave address
- Slave address receive acknowledge control when in master mode
- Supports compound slave addresses
- Can generate an interrupt on transmission or bus error
- Supports standard mode (100 Kbps Max) and high-speed mode (400 Kbps Max)
- Both "standard mode" and "terminal split mode" external pins provided.

• Block Diagram



MB91340/MB91V340

• Register List

• Bus control register (IBCR)

Address : 000094 _H	15	14	13	12	11	10	9	8
	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT
Initial value→	R/W	R/W	W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0

• Bus status register (IBSR)

Address : 000095 _H	7	6	5	4	3	2	1	0
	BB	RSC	AL	LRB	TRX	AAS	GCA	ADT
Initial value→	R	R	R	R	R	R	R	R
	0	0	0	0	0	0	0	0

• 10-bit slave address register (ITBA)

Address : 000096 _H	15	14	13	12	11	10	9	8
	—	—	—	—	—	—	TA9	TA8
Initial value→	—	—	—	—	—	—	R/W	R/W
	—	—	—	—	—	—	0	0

Address : 000097 _H	7	6	5	4	3	2	1	0
	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0
Initial value→	R/W							
	0	0	0	0	0	0	0	0

• 10-bit slave address mask register (ITMK)

Address : 000098 _H	15	14	13	12	11	10	9	8
	ENTB	RAL	—	—	—	—	TM9	TM8
Initial value→	R/W	R	—	—	—	—	R/W	R/W
	0	0	—	—	—	—	1	1

Address : 000099 _H	7	6	5	4	3	2	1	0
	TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0
Initial value→	R/W							
	1	1	1	1	1	1	1	1

• 7-bit slave address register (ISBA)

Address : 00009B _H	7	6	5	4	3	2	1	0
	—	SA6	SA5	SA4	SA3	SA2	SA1	SA0
Initial value→	—	R/W						
	—	0	0	0	0	0	0	0

• 7-bit slave address mask register (ISMK)

Address : 00009A _H	15	14	13	12	11	10	9	8
	ENSB	SM6	SM5	SM4	SM3	SM2	SM1	SM0
Initial value→	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	1	1	1	1	1	1	1

(Continued)

(Continued)

- Data register (IDAR)

Address : 00009D _H	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0
Initial value→	R/W 0							

- Clock control register (ICCR)

Address : 00009E _H	15	14	13	12	11	10	9	8
	TEST	—	EN	CS4	CS3	CS2	CS1	CS0
Initial value→	W 0	— —	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1

- Clock disable register (IDBL)

Address : 00009F _H	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	DBL
Initial value→	—	—	—	—	—	—	—	R/W 0

MB91340/MB91V340


15. A/D Converter (Successive Approximation Type)

The A/D converter converts analog input voltages to digital values.

• A/D Converter Features

- Minimum conversion time 5.4 $\mu\text{s}/\text{ch}$ (for machine clock = 33 MHz-CLKP)
- Internal sample & hold circuit
- Resolution = 10-bit (8-bit accuracy)
- 8 program-selectable analog inputs
 - Single conversion mode : Convert 1 specified channel
 - Scan conversion mode : ontinuous conversion of multiple channels. Conversion can be specified for up to 8 channels.
- Single, continuous, and stop conversion operation is supported.
 - Single mode: Convert specified channel then stop.
 - Continuous conversion mode: Perform continuous conversion for the selected channel.
 - Stop conversion mode: Perform conversion for one channel, then wait for the next activation trigger (synchronizes the conversion start timing)
- DMA transfer can be initiated by an interrupt.
- Selectable conversion activation trigger: Software, external trigger (falling edge), or reload timer (rising edge)

• Block Diagram



- Register List

Control status register (ADCS)

bit	15	14	13	12	11	10	9	8
	BUSY	INT	INTE	CRF	STS1	STS0	STRT	—

bit	7	6	5	4	3	2	1	0
	MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0

Data register (ADCR)

bit	15	14	13	12	11	10	9	8
	—	—	—	—	—	—	9	8

bit	7	6	5	4	3	2	1	0
	7	6	5	4	3	2	1	0

Conversion result register (ADCR0 to 7)

bit	7	6	5	4	3	2	1	0
	7	6	5	4	3	2	1	0

MB91340/MB91V340


16. 8-Bit D/A Converter

The 8-bit D/A converter consists of three D/A converter channels with 8-bit resolution and independent outputs controlled by the D/A control register.

• 8-bit D/A Converter Features

- Includes power-down function
- Operation : Max 200 kSPS
- Power consumption 2.3 mW (Typ)
- 3.3 V interface

• Block Diagram



• Register List

D/A data register 0 to 2 (DADR0 to 2)

bit	7	6	5	4	3	2	1	0
	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0

D/A control register 0 to 2 (DACR0 to 2)

bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	DAE


17. Waveform Data Transfer

The waveform data transfer consists of two 64 byte registers used to transfer data to their corresponding D/A converters.

• Waveform Data Transfer Features

- The pulse output of the 8-bit up counter is used as the transfer clock.
- The speed of transfer to the D/A converter can be controlled by changing the frequency of the 8-bit up counter pulse output.
- Forward or reverse direction can be specified.

• Block Diagram



MB91340/MB91V340

- Register List

Waveform control register (WCR)

7	6	5	4	3	2	1	0
DTE	DIR	EA5	EA4	EA3	EA2	EA1	EA0
R/W							

Address pointer register (APR)

7	6	5	4	3	2	1	0
—	AI	AP5	AP4	AP3	AP2	AP1	AP0
—	R/W						

Waveform data register (WDR1)

15	14	13	12	11	10	9	8
WD17	WD16	WD15	WD14	WD13	WD12	WD11	WD10
R/W							

Waveform data register (WDR0)

7	6	5	4	3	2	1	0
WD07	WD06	WD05	WD04	WD03	WD02	WD01	WD00

18. Version Register

The version register is a 4-bit internal register.

The version register can be read to determine the device version.

- Register List

Version register (VERR)							
7	6	5	4	3	2	1	0
—	—	—	—	VR3	VR2	VR1	VR0

19. DMAC (DMA Controller)

The DMA controller is used to perform DMA (direct memory access) transfer on the FR series device. Using DMA transfer under the control of the DMA controller improves system performance by enabling data to be transferred at high speed independently of the CPU.


• Hardware Configuration

- 5 independent DMA channels × 5 ch
- 5 independent access control circuits
- 32-bit address register (Supports reloading : 2 per channel)
- 16-bit transfer count register (Supports reloading : 1 per channel)
- 4-bit block count register (1 per channel)
- External transfer request input pins : DREQ0, DREQ1, DREQ2 (ch0, 1, 2 only)
- External transfer request acknowledge output pins : DACK0, DACK1, DACK2 (ch0, 1, 2 only)
- DMA completion output pins : DEOP0, DEOP1, DEOP2 (ch0, 1, 2 only)
- fly-by transfer (memory to I/O , I/O to memory) (ch0, 1, 2 only)
- Two-cycle transfer

• Main Functions of the DMA Controller

- Supports independent data transfer for multiple channels (5 channels)
 - (1) Priority order (ch.0 > ch.1 > ch.2 > ch.3 > ch.4)
 - (2) Order can be reversed for ch0 and ch1
 - (3) DMAC activation triggers
 - Input from dedicated external pin (edge detection/level detection, ch0,1,2 only)
 - Request from internal peripheral (shared interrupt request, including external interrupts)
 - Software request (register write)
 - (4) Transfer modes
 - Demand transfer, burst transfer, step transfer, or block transfer
 - Addressing mode: Full 32-bit address (increment/decrement/fixed)
(address increment can be in the range-255 to +255)
 - Data type : byte/half-word/word
 - Single-shot or reload operation selectable

• Block Diagram



MB91340/MB91V340

• Register List

		(bit)	31	24	23	16	15	08	07	00
ch.0 control/status	register A	DMACA0	0000	200H	<input type="text"/>					
ch.0 control/status	register B	DMACB0	0000	204H	<input type="text"/>					
ch.1 control/status	register A	DMACA1	0000	208H	<input type="text"/>					
ch.1 control/status	register B	DMACB1	0000	20CH	<input type="text"/>					
ch.2 control/status	register A	DMACA2	0000	210H	<input type="text"/>					
ch.2 control/status	register B	DMACB2	0000	214H	<input type="text"/>					
ch.3 control/status	register A	DMACA3	0000	218H	<input type="text"/>					
ch.3 control/status	register B	DMACB3	0000	21CH	<input type="text"/>					
ch.4 control/status	register A	DMACA4	0000	220H	<input type="text"/>					
ch.4 control/status	register B	DMACB4	0000	224H	<input type="text"/>					
Overall control register		DMACR	0000	240H	<input type="text"/>					
ch.0 transfer source address register		DMASA0	0001	000H	<input type="text"/>					
ch.0 transfer destination address register		DMADA0	0001	004H	<input type="text"/>					
ch.1 transfer source address register		DMASA1	0001	008H	<input type="text"/>					
ch.1 transfer destination address register		DMADA1	0001	00CH	<input type="text"/>					
ch.2 transfer source address register		DMASA2	0001	010H	<input type="text"/>					
ch.2 transfer destination address register		DMADA2	0001	014H	<input type="text"/>					
ch.3 transfer source address register		DMASA3	0001	018H	<input type="text"/>					
ch.3 transfer destination address register		DMADA3	0001	01CH	<input type="text"/>					
ch.4 transfer source address register		DMASA4	0001	020H	<input type="text"/>					
ch.4 transfer destination address register		DMADA4	0001	024H	<input type="text"/>					

20. Clock Generation Control

The internal operating clock is generated as follows in MB91340/MB91V340.

- Source clock selection : Selects the clock source.
- Base clock generation : The base clock is generated by dividing the source clock by 2 or using a PLL.
- Generation in each internal block : The base clock is divided to generate the operating clock for each block.

• Register List

- RSRR : Reset initiation register/Watchdog timer control register

bit	15	14	13	12	11	10	9	8
address : 00000480 _H	INIT	HSTB	WDOG	—	SRST	—	WT1	WT0
	R	R	R	—	R	—	R/W	R/W
Initial value ($\overline{\text{INIT}}$ pin)	1	0	0	—	0	—	0	0
Initial value (INIT)	*	*	*	—	X	—	0	0
Initial value (RST)	X	X	X	—	*	—	0	0

“*” : Changes depending on what triggered the reset.

“X” : Not initialized

- STCR : Standby control register

bit	7	6	5	4	3	2	1	0
address : 00000481 _H	STOP	SLEEP	HIZ	SRST	OS1	OS0	—	OSCD1
	R/W	R/W	R/W	R/W	R/W	R/W	—	R/W
Initial value ($\overline{\text{INIT}}$ pin)	0	0	1	1	0	0	—	1
Initial value ($\overline{\text{HST}}$) *	0	0	1	1	1	1	—	1
Initial value (INIT)	0	0	1	1	X	X	—	1
Initial value (RST)	0	0	X	1	X	X	—	X

* : Only when asserted during a reset initiated by the $\overline{\text{INIT}}$ pin. Otherwise, same as INIT.

(Continued)

MB91340/MB91V340

(Continued)

- TBCR : Timebase counter control register

bit	15	14	13	12	11	10	9	8
address : 00000482 _H	TBIF	TBIE	TBC2	TBC1	TBC0	—	SYNCR	SYNCS
Initial value (INIT)	0	0	X	X	X	—	0	0
Initial value (RST)	0	0	X	X	X	—	X	X
	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W

- CTBR : Timebase counter clear register

bit	7	6	5	4	3	2	1	0
address : 00000483 _H	D7	D6	D5	D4	D3	D2	D1	D0
Initial value (INIT)	X	X	X	X	X	X	X	X
Initial value (RST)	X	X	X	X	X	X	X	X
	W	W	W	W	W	W	W	W

- CLKR : Clock source control register

bit	15	14	13	12	11	10	9	8
address : 00000484 _H	—	PLL1S2	PLL1S1	PLL1S0	—	PLL1EN	CLKS1	CLKS0
Initial value (INIT)	—	R/W	R/W	R/W	—	R/W	R/W	R/W
Initial value (RST)	—	0	0	0	—	0	0	0
	—	X	X	X	—	X	X	X

- WPR : Watchdog reset generation delay register

bit	7	6	5	4	3	2	1	0
address : 00000485 _H	D7	D6	D5	D4	D3	D2	D1	D0
Initial value (INIT)	W	W	W	W	W	W	W	W
Initial value (RST)	X	X	X	X	X	X	X	X
	X	X	X	X	X	X	X	X


- DIVR0 : Base clock division setting register 0

bit	15	14	13	12	11	10	9	8
address : 00000486 _H	B3	B2	B1	B0	P3	P2	P1	P0
Initial value (INIT)	R/W							
Initial value (RST)	0	0	0	0	0	0	1	1
	X	X	X	X	X	X	X	X

- DIVR1 : Base clock division setting register 1

bit	7	6	5	4	3	2	1	0
address : 00000487 _H	T3	T2	T1	T0	—	—	—	—
Initial value (INIT)	R/W	R/W	R/W	R/W	—	—	—	—
Initial value (RST)	0	0	0	0	—	—	—	—
	X	X	X	X	—	—	—	—

• Block Diagram



MB91340/MB91V340

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

($V_{SS} = DAVS = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Supply voltage	V_{CC3}	$V_{SS} - 0.5$	$V_{SS} + 4.0$	V	*1
Supply voltage	V_{CC2}	$V_{SS} - 0.5$	$V_{SS} + 3.0$	V	*1
Analog supply voltage	DAVC	$V_{SS} - 0.5$	$V_{SS} + 4.0$	V	*2
Analog supply voltage	AV_{CC}	$V_{SS} - 0.5$	$V_{SS} + 4.0$	V	*2
Analog reference voltage	AVRH	$V_{SS} - 0.5$	$V_{SS} + 4.0$	V	*2
Input voltage	V_I	$V_{SS} - 0.3$	$V_{CC3} + 0.3$	V	
Analog pin input voltage	V_{IA}	$V_{SS} - 0.3$	$AV_{CC} + 0.3$	V	
Output voltage	V_O	$V_{SS} - 0.3$	$V_{CC3} + 0.3$	V	
"L" level maximum output current	I_{OL}	—	10	mA	*3
"L" level average output current	I_{OLAV}	—	8	mA	*4
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	50	mA	*5
"H" level maximum output current	I_{OH}	—	-10	mA	*3
"H" level average output current	I_{OHAV}	—	-4	mA	*4
"H" level total maximum output current	ΣI_{OH}	—	-50	mA	
"H" level total average output current	ΣI_{OHAV}	—	-20	mA	*5
Power consumption	P_D	—	500	mW	
Storage temperature	T_{STG}	-50	+125	°C	

*1 : V_{CC3}/V_{CC2} must not be lower than $V_{SS} - 0.5\text{ V}$.

*2 : Ensure that the voltage does not exceed $V_{CC3} + 0.3\text{ V}$, including at power-on.

*3 : The maximum output current is the peak value for a single pin.

*4 : The average output current is the average current for a single pin over a period of 100ms.

*5 : The total average output current is the average current for all pins over a period of 100ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

($V_{SS} = DAVS = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Supply voltage	V_{CC3}	3.0	3.6	V	Normal operation
	V_{CC2}	2.3	2.7		
			2.3	2.7	V
Analog supply voltage	DAVC	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V	
	AVCC	$V_{SS} - 0.3$	$V_{SS} + 3.6$		
Analog reference voltage	AVRH	AV_{SS}	AV_{CC}	V	
Operating temperature	T_a	-10	+70	°C	

<Power-on precautions>

Although no particular restrictions apply to the sequence for turning the power on or off, the following sequence is recommended.

Power-on : $V_{CC2} \rightarrow V_{CC3} \rightarrow$ Pin signal inputs
 Power-off : Pin signal inputs $\rightarrow V_{CC3} \rightarrow V_{CC2}$

Do not leave V_{CC3} connected for a long time period (e.g. 1 minute) while V_{CC2} is disconnected as this may adversely affect the reliability of the LSI.

Due to electrical noise and similar, the state of internal circuits may not be maintained when V_{CC3} (external) is restored from the OFF to the ON state. Always apply a reset (\overline{INIT}) after power-on to initialize the LSI.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB91340/MB91V340

3. DC Characteristics

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V_{IH}	Pins other than X0, X1, $\overline{\text{INIT}}$, $\overline{\text{NMI}}$, $\overline{\text{HST}}$, MD0 to 2	—	2.0	—	$V_{CC3} + 0.3$	V	
		$\overline{\text{INIT}}$, $\overline{\text{NMI}}$, $\overline{\text{HST}}$, MD0 to 2	—	$0.8 \times V_{CC3}$	—	$V_{CC3} + 0.3$	V	
“L” level input voltage	V_{IL}	Pins other than X0, X1, $\overline{\text{INIT}}$, $\overline{\text{NMI}}$, $\overline{\text{HST}}$, MD0 to 2	—	V_{SS}	—	0.8	V	
		$\overline{\text{INIT}}$, $\overline{\text{NMI}}$, $\overline{\text{HST}}$, MD0 to 2	—	V_{SS}	—	$0.2 \times V_{CC3}$	V	
“H” level output voltage	V_{OH}	All output pins	$V_{CC3} = 3.0\text{ V}$ $I_{OH} = -4.0\text{ mA}$	$V_{CC3} - 0.4$	—	V_{CC3}	V	
“L” level output voltage	V_{OL}	All output pins	$V_{CC3} = 3.0\text{ V}$ $I_{OL} = 4.0\text{ mA}$	V_{SS}	—	0.4	V	
Input leak current (Hi-Z output leak current)	I_{LI}	All input pins*1	$V_{CC3} = 3.6\text{ V}$ $0.45\text{ V} < V_i < V_{CC3}$	-5	—	+5	μA	
Pull-up resistance	R_{UP}	$\overline{\text{RST}}$, pins with pull-up settings	$V_{CC3} = 3.6\text{ V}$ $V_i = 0.45\text{ V}$	10	25	120	$\text{k}\Omega$	
Power supply current*2	I_{CC2}	V_{CC2}	$f_c = 16.5\text{ MHz}$ $V_{CC2} = 2.7\text{ V}$	—	100 (150)	130 (200)	mA	When operating at : CLKB:66 MHz CLKP, CLKT : 33 MHz ($\times 4$ multiplier)
	I_{CCS2}		$f_c = 16.5\text{ MHz}$ $V_{CC2} = 2.7\text{ V}$	—	60 (100)	80 (150)	mA	When operating at : CLKP : 33 MHz in sleep mode
	I_{CCH2}		$T_a = 25\text{ }^\circ\text{C}$ $V_{CC2} = 2.7\text{ V}$	—	100	900	μA	In stop mode
Input capacitance	C_{IH}	Other than V_{CC3} , V_{CC2} , V_{SS} , AV_{CC} , AV_{SS} , DAVC, DAVS	—	—	10	—	pF	

*1 : Excludes X0, X1, pins with internal pull-down resistor (EX_BRQ, BREAK, ICD0 to ICD3), pins with internal pull-up resistor (INIT, RST), and pins with a pull-up resistor set by PCR.

*2 : Values enclosed in brackets () are for the MB91V340.


4. AC Characteristics

(1) Clock Timing Ratings

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Clock frequency (1)	f_c	X0 X1	—	12.5	16.5	MHz	Using PLL (When operating at max internal frequency (66 MHz) = 16.5 MHz self-oscillation with $\times 4$ PLL)
Clock cycle time	t_c	X0 X1		—	60.6	ns	
Frequency fluctuation*1 (PLL locked)	Δf	—		—	5	%	
Clock frequency (2)	f_c	X0 X1	—	10	33	MHz	Self-oscillation (1/2 division input)
Clock frequency (3)	f_c	X0 X1	—	10	33	MHz	External clock
Clock cycle time	t_c	X0 X1		40	100	ns	
Input clock pulse width	P_{WH} P_{WL}	X0 X1		16	—	ns	
Input clock rise, fall time	t_{CR} t_{CF}	X0 X1		—	8	ns	
Internal operation clock frequency	f_{CP}	—	—	0.78^{*2}	66	MHz	CPU
	f_{CPP}			0.78^{*2}	33	MHz	Peripherals
	f_{CPT}			0.78^{*2}	33	MHz	External bus
Internal operation clock cycle time	t_{CP}	—	—	15.2	1280^{*2}	ns	CPU
	t_{CPP}			30.3	1280^{*2}	ns	Peripherals
	t_{CPT}			30.3	1280^{*2}	ns	External bus

*1 : The frequency fluctuation value is the maximum percentage deviation from the preset central frequency when using the multiplier (when PLL is locked).




*2 : Values are for minimum clock frequency (12.5 MHz) input to X0, oscillation circuit uses PLL, and gear ratio = 1/16.

• Conditions for measuring the clock timing ratings




MB91340/MB91V340

- Warranted operation range



- External/internal clock setting range



*1 : If using the PLL, input an external clock in the range 12.5 MHz to 16.5 MHz.

*2 : Allow a PLL oscillation stabilization time of > 300 μ s.


*3 : Set the gear ratio for the internal clock to be within the values shown in the (1) Clock Timing Ratings table.

(2) Clock Output Timing

($V_{cc3} = 3.0\text{ V to } 3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to } 2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to } +70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	MCLK SYSCLK	—	t_{CPT}	—	ns	*1
MCLK \uparrow →MCLK \downarrow SYSCLK \uparrow →SYSCLK \downarrow	t_{CHCL}	MCLK SYSCLK		$t_{CYC} / 2 - 2.5$	$t_{CYC} / 2 + 2.5$	ns	*2
MCLK \downarrow →MCLK \uparrow SYSCLK \downarrow →SYSCLK \uparrow	t_{CLCL}	MCLK SYSCLK		$t_{CYC} / 2 - 2.5$	$t_{CYC} / 2 + 2.5$	ns	*3

For the following AC ratings, the rating for HCLK are the same as for SYSCLK.



*1 : t_{CYC} is the width of one clock cycle after gearing.

*2 : The following ratings are for the gear ratio set to $\times 1$.

For the ratings when the gear ratio is set to between $1/2$ and $1/16$, substitute $1/2$ to $1/16$ for n in the following equation.

$$(1/2 \times 1/n) \times t_{CYC} - 10$$


*3 : The following ratings are for the gear ratio set to $\times 1$.

MB91340/MB91V340

(3) Reset and Hardware Standby Ratings

($V_{cc3} = 3.0\text{ V to }3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to }2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Hardware standby input time	t_{HSTL}	$\overline{\text{HST}}$	—	$t_c \times 10$	—	ns	
Init input time (at power-on)	t_{INTL}	$\overline{\text{INIT}}$		$t_c \times 2^{23}$	—	ns	
Init input time (other than at power-on)				$t_c \times 10$		ns	



(4-1) Normal Bus Access Read/Write Operation

(V_{cc3} = 3.0 V to 3.6 V, V_{cc2} = 2.3 V to 2.7 V, V_{ss} = DAVS = AV_{ss} = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
$\overline{CS0}$ to $\overline{CS7}$ setup	t _{CSLCH}	MCLK $\overline{CS0}$ to $\overline{CS7}$	AWRxL : W02 = 0	3	—	ns	*3
	t _{CSDLCH}		AWRxL : W02 = 1	-3	—	ns	*3
$\overline{CS0}$ to $\overline{CS7}$ hold	t _{CHCSH}			3	t _{cyc} / 2 + 6	ns	
Address setup	t _{ASCH}	MCLK A23 to A00		3	—	ns	
	t _{ASWL}	$\overline{WR0}$, $\overline{WR1}$, \overline{WR} A23 to A00		3	—	ns	
	t _{ASRL}	\overline{RD} A23 to A00		3	—	ns	
Address hold	t _{CHAX}	MCLK A23 to A00		3	t _{cyc} / 2 + 6	ns	
	t _{WHAX}	$\overline{WR0}$, $\overline{WR1}$, \overline{WR} A23 to A00		3	—	ns	
	t _{RHAX}	\overline{RD} A23 to A00		3	—	ns	
Valid address→ Valid data input time	t _{AVDV}	A23 to A00 D31 to D16		—	3 / 2 × t _{cyc} - 11	ns	*1 *2
$\overline{WR0}$, $\overline{WR1}$, \overline{WR} delay time	t _{CHWL}	MCLK $\overline{WR0}$, $\overline{WR1}$, \overline{WR}		—	6	ns	
$\overline{WR0}$, $\overline{WR1}$, \overline{WR} delay time	t _{CHWH}	$\overline{WR0}$, $\overline{WR1}$, \overline{WR}	—	—	6	ns	
$\overline{WR0}$, $\overline{WR1}$, \overline{WR} minimum pulse width	t _{WLWH}	$\overline{WR0}$, $\overline{WR1}$, \overline{WR}		12	—	ns	
Data setup → $\overline{WR0}$ to $\overline{WR1}$, $\overline{WR}\uparrow$	t _{DSWH}	$\overline{WR0}$, $\overline{WR1}$, \overline{WR} D31 to D16		t _{cyc}	—	ns	
$\overline{WR0}$, $\overline{WR1}$, $\overline{WR}\uparrow$ → Data hold time	t _{WHDX}			3	—	ns	
\overline{RD} delay time	t _{CHRL}	MCLK \overline{RD}		—	6	ns	
\overline{RD} delay time	t _{CHRH}			—	6	ns	
$\overline{RD}\downarrow$ → Valid data input time	t _{RLDV}			—	t _{cyc} - 10	ns	*1
Data setup → $\overline{RD}\uparrow$ time	t _{DSRH}	\overline{RD} D31 to D16		10	—	ns	
$\overline{RD}\uparrow$ → Data hold time	t _{RHDX}			0	—	ns	
\overline{RD} minimum pulse width	t _{RLRH}	\overline{RD}		12	—	ns	
\overline{AS} setup	t _{ASLCH}	MCLK \overline{AS}		3	—	ns	
\overline{AS} hold	t _{CHASH}			3	t _{cyc} / 2 + 6	ns	

MB91340/MB91V340

*1 : When the bus is delayed by automatic wait insertion or RDY input, add ($t_{cyc} \times \text{number of wait cycles}$) to the rated values.

*2 : These rating are for the gear ratio set to $\times 1$. For the ratings when the gear ratio is set to between 1/2 and 1/16, substitute 1/2 to 1/16

$$\text{Equation : } 3 / (2n) \times t_{cyc} - 11$$


*3 : AWRxL : Area Wait Register

(4-2) Normal Bus Access Read/Write Operation

($V_{cc3} = 3.0\text{ V to }3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to }2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Sym- bol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
$\overline{\text{BAA}}$ setup	t_{BALCH}	MCLK $\overline{\text{BAA}}$	—	3	—	ns	
$\overline{\text{BAA}}$ hold	t_{CHBAH}			3	$t_{\text{CYC}} / 2 + 6$	ns	
$\overline{\text{UUB}}/\overline{\text{ULB}}$ setup	t_{BLCH}	MCLK $\overline{\text{UUB}}/\overline{\text{ULB}}$		3	—	ns	
$\overline{\text{UUB}}/\overline{\text{ULB}}$ hold	t_{CHBH}			3	$t_{\text{CYC}} / 2 + 6$	ns	

MB91340/MB91V340




(4-3) Multiplex Bus Access Read/Write Operation

($V_{cc3} = 3.0\text{ V to }3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to }2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
D31 to D16 address setup time \rightarrow MCLK \uparrow	t_{ASCH}	MCLK D31 to D16	—	3	—	ns	
MCLK \uparrow \rightarrow D31 to D16 address hold time	t_{CHAX}		—	3	$t_{CYC} / 2 + 6$	ns	
D31 to D16 address setup time \rightarrow $\overline{\text{AS}}\uparrow$	t_{ASASH}	$\overline{\text{AS}}$ D31 to D16	—	12	—	ns	
$\overline{\text{AS}}\uparrow$ \rightarrow D31 to D16 address hold time	t_{ASHAX}		—	$t_{CYC} - 3$	$t_{CYC} + 3$	ns	

*1 : These ratings are not guaranteed when the CS \rightarrow $\overline{\text{RD}}/\overline{\text{WR}}$ Setup delay setting in AWR:bit1 is set to "0".

*2 : Ratings other than those shown above are the same as for the normal bus interface.




MB91340/MB91V340

(5) Ready Input Timings

($V_{cc3} = 3.0\text{ V to }3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to }2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RDY setup time →MCLK↑	t_{RDYS}	MCLK RDY	—	10	—	ns	
MCLK↑→ RDY hold time	t_{RDYH}	MCLK RDY	—	0	—	ns	




(6) Hold Timing

($V_{cc3} = 3.0\text{ V to } 3.6\text{ V}$, $V_{cc2} = 2.3\text{ V to } 2.7\text{ V}$, $V_{ss} = \text{DAVS} = \text{AV}_{ss} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to } +70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
BRQ setup time →MCLK↑	t_{BRQS}	MCLK BRQ	—	10	—	ns	
MCLK↑→ BRQ hold time	t_{BRQH}			0	—	ns	
$\overline{\text{BGRNT}}$ delay time	t_{CHBGL}	MCLK $\overline{\text{BGRNT}}$	—	$t_{CYC} / 2 - 6$	$t_{CYC} / 2 + 6$	ns	
$\overline{\text{BGRNT}}$ delay time	t_{CHBGH}			$t_{CYC} / 2 - 6$	$t_{CYC} / 2 + 6$	ns	
Pin floating → $\overline{\text{BGRNT}}$ ↓ time	t_{XZBGL}	$\overline{\text{BGRNT}}$ Other pins	—	$t_{CYC} - 10$	$t_{CYC} + 10$	ns	
$\overline{\text{BGRNT}}$ ↑→Pin valid time	t_{BGHXV}			$t_{CYC} - 10$	$t_{CYC} + 10$	ns	

* : The time from receiving BRQ to $\overline{\text{BGRNT}}$ changing is one cycle or more.



MB91340/MB91V340


(7) UART Timing

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK2	Internal shift clock mode	$8 t_{CYCP}$	—	ns	
SCK↓ → SO delay time	t_{SLOV}	SCK0 to SCK2 SO0 to SO2		-80	80	ns	
Valid SI → SCK↑	t_{IVSH}	SCK0 to SCK2 SI0 to SI2		100	—	ns	
SCK↑ → valid SI hold time	t_{SHIX}	SCK0 to SCK2 SI0 to SI2		60	—	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK2	External shift clock mode	$4 t_{CYCP}$	—	ns	
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK2		$4 t_{CYCP}$	—	ns	
SCK↓ → SO delay time	t_{SLOV}	SCK0 to SCK2 SO0 to SO2		—	150	ns	
Valid SI → SCK↑	t_{IVSH}	SCK0 to SCK2 SI0 to SI2		60	—	ns	
SCK↑ → valid SI hold time	t_{SHIX}	SCK0 to SCK2 SI0 to SI2		60	—	ns	

*1 : These are the AC ratings for CLK synchronous mode.

*2 : t_{CYCP} is the peripheral clock cycle time.




(8) Freerun Timer Clock, Reload Timer Clock, and PPG Timer Input Timings

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} t_{TIWL}	FRCK TIN0 to TIN3 AIN0 to AIN3 BIN0 to BIN3 ZIN0 to ZIN3	—	$2 t_{CYCP}^*$	—	ns	

* : t_{CYCP} is the peripheral clock cycle time.




MB91340/MB91V340

(9) Trigger Input Timing

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
A/D activation trigger input time	t_{ATGX}	$\overline{\text{ATG}}$	—	$5 t_{CYCP}^*$	—	ns	
Input capture input trigger	t_{INP}	IN0 to IN3	—	$5 t_{CYCP}^*$	—	ns	
External interrupt input pulse width	t_{TRGH}	INT0 to INT7	—	$3 t_{CYCP}^*$	—	ns	Normal operation
	t_{TRGL}			1	—	μs	In stop mode

* : t_{CYCP} is the peripheral clock cycle time.



(10) DMA Controller Timing

($V_{CC3} = 3.0\text{ V to } 3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to } 2.7\text{ V}$, $V_{SS} = \text{DAVS} = \text{AV}_{SS} = 0\text{ V}$, $T_a = -10\text{ }^\circ\text{C to } +70\text{ }^\circ\text{C}$)

[For edge detection] (Block/step transfer mode, burst transfer mode)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
DREQ input pulse width	t_{DRWL}	DREQ0 to DREQ2	—	$2 t_{CYC}^*$	—	ns	
DSTP input pulse width	t_{DSWH}	DSTP0 to DSTP2		$2 t_{CYC}^*$	—	ns	

* : When $f_{CPT} > f_{CP}$, t_{CYC} becomes same as t_{CP}

[For level detection] (Demand transfer mode)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
DREQ setup time	t_{DRS}	MCLK DREQ0 to DREQ2	—	10	—	ns	
DREQ hold time	t_{DRH}	MCLK DREQ0 to DREQ2		0	—	ns	
DSTP setup time	t_{DSTPS}	MCLK DSTP0 to DSTP2		10	—	ns	
DSTP hold time	t_{DSTPH}	MCLK DSTP0 to DSTP2		0	—	ns	

[For all operation modes]

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
DACK delay time	t_{DALCH}	MCLK DACK0 to DACK2	AWRxL* : W02 = 0	3	—	ns	CS timing
				—	6	ns	FR30 compatible
	t_{DADLCH}		AWRxL : W02 = 1	-3	—	ns	CS timing
				—	6	ns	FR30 compatible
	t_{CHDAH}		—	—	$t_{CYC} / 2 + 6$	ns	CS timing
				—	6	ns	FR30 compatible
DEOP delay time	t_{DELCH}	MCLK DEOP0 to DEOP2	AWRxL : W02 = 0	3	—	ns	CS timing
				—	6	ns	FR30 compatible
	t_{DEDLCH}		AWRxL : W02 = 1	-3	—	ns	CS timing
				—	6	ns	FR30 compatible
	t_{CHDEH}		—	—	$t_{CYC} / 2 + 6$	ns	CS timing
				—	6	ns	FR30 compatible


(Continued)

MB91340/MB91V340

(Continued)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks	
				Min	Max			
$\overline{\text{IORD}}$ delay time	t _{CHIRL}	MCLK	—	—	6	ns		
	t _{CHIRH}	$\overline{\text{IORD}}$		—	6	ns		
$\overline{\text{IOWR}}$ delay time	t _{CHIWL}	MCLK		—	—	6	ns	
	t _{CHIWH}	$\overline{\text{IOWR}}$		—	—	6	ns	
$\overline{\text{IORD}}$ minimum pulse width	t _{IRLIRH}	$\overline{\text{IORD}}$	—	12	—	ns		
$\overline{\text{IOWR}}$ minimum pulse width	t _{IWLIRH}	$\overline{\text{IOWR}}$	—	12	—	ns		

* : AWRxL : Area Wait Register



MB91340/MB91V340

5. Electrical Characteristics for the A/D Converter

($V_{CC3} = AV_{CC} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC2} = 2.3\text{ V to }2.7\text{ V}$, $V_{SS} = DAVS = AV_{SS} = 0\text{ V}$,
 $AVRH = 3.0\text{ V to }3.6\text{ V}$, $T_a = -10\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit
			Min	Typ	Max	
Resolution	—	—	—	10	10	BIT
Total error	—	—	-8.5	—	8.5	LSB
Linearity error	—	—	-3.0	—	3.0	LSB
Differential linearity error	—	—	-2.5	—	2.5	LSB
Zero transition error	V_{OT}	AN0 to AN7	-8.0	0.5	8.0	LSB
Full-scale transition error	V_{FST}	AN0 to AN7	$AVRH - 8.0$	$AVRH - 1.5$	$AVRH + 8.0$	LSB
Conversion time*1	—	—	5.4	—	—	μs
Analog port input current	I_{AIN}	AN0 to AN7	—	0.1	10	μA
Analog input voltage	V_{AIN}	AN0 to AN7	AV_{SS}	—	$AVRH$	V
Reference voltage	—	$AVRH$	AV_{SS}	—	AV_{CC}	V
Power supply current	I_A	AV_{CC}	—	0.6	2	mA
	I_{AH}^{*2}		—	—	10	μA
Reference voltage supply current	I_R	$AVRH$	—	0.6	2	mA
	I_{RH}^{*2}		—	—	10	μA
Variation between channels	—	AN0 to AN7	—	—	5	LSB

*1 : For $V_{CC3} = AV_{CC} = 3.0\text{ V to }3.6\text{ V}$, machine clock = 33 MHz

*2 : Current when A/D converter not operating and CPU in stop mode ($V_{CC3} = AV_{CC} = AVRH = 3.6\text{ V}$)

- Notes :
- The relative error increases as $AVRH$ becomes smaller.
 - Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :


Output impedance of external circuit $< 4\text{ k}\Omega$

If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.

- Definition of A/D Converter Terms

- Resolution : The change in analog voltage that can be recognized by the A/D converter.
- Linearity error : The deviation between the actual conversion characteristics and the line linking the zero transition point (00 0000 0000 \longleftrightarrow 00 0000 0001) and the full scale transition point (11 1111 1110 \longleftrightarrow 11 1111 1111) .
- Differential linearity error : The variation from the ideal input voltage required to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value. Includes the zero transition error, full-scale transition error and linearity error.

MB91340/MB91V340



6. Electrical Characteristics for the D/A Converter

(V_{CC3} = DAVC = 3.0 V to 3.6 V, V_{CC2} = 2.3 V to 2.7 V, V_{SS} = DAVS = AV_{SS} = 0 V, AVR_H = 3.0 V to 3.6 V, T_a = -10 °C to +70 °C)

Parameter	Symbol	Pin name	Value			Unit
			Min	Typ	Max	
Resolution	—	—	—	—	8	BIT
DA output guaranteed range for linearity error and differential linearity error	V _{OUT} *1	DA0 to DA2	DAVS + 0.25	—	DAVC - 0.25	V
Linearity error	—	—	-2	0	2	LSB
Differential linearity error	—	—	-0.7	0	0.7	LSB
Conversion time	—	DA0 to DA2	—	—	5	μs
Output offset	V _{OFF}	DA0 to DA2	-50	0	50	mV
Load	Capacitance	C _L	—	—	20	pF
	Current	I _L	—	—	250	μA
Power supply current	I _{DA}	DAVC	0.35	1	2	mA
	I _{DAH} *2		—	—	10	μA

*1 : No output occurs in the range DAVS to DAVS + 100 mV and DAVC to DAVC - 100 mV.

*2 : Current when D/A converter not operating and CPU in stop mode (V_{CC3} = DAVC = 3.6 V) .

Example Output Linearity Table

(V_{CC3} = DAVC = 3.0 V, V_{CC2} = 2.3 V to 2.7 V, V_{SS} = DAVS = AV_{SS} = 0 V, AVR_H = 3.0 V, T_a = -10 °C to +70 °C)


Digital Value										Output voltage (V)
Hex.	Dec.	D7	D6	D5	D4	D3	D2	D1	D0	
FF	255	1	1	1	1	1	1	1	1	Outside guaranteed range for linearity error and differential linearity error (relative size is guaranteed)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
EB	235	1	1	1	0	1	0	1	1	
EA	234	1	1	1	0	1	0	1	0	2.742
E9	233	1	1	1	0	1	0	0	1	2.730
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
17	23	0	0	0	1	0	1	1	1	0.270
16	22	0	0	0	1	0	1	1	0	0.258
15	21	0	0	0	1	0	1	0	1	Outside guaranteed range for linearity error and differential linearity error (relative size is guaranteed)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
00	0	0	0	0	0	0	0	0	0	

$$\text{D/A output voltage} = \frac{(\text{DAVC} - \text{DAVS}) \times (\text{digital value (dec.)}) + \text{DAVS}}{256} [\text{V}]$$

MB91340/MB91V340

EXAMPLE CHARACTERISTICS

Power supply current example characteristics




■ ORDERING INFORMATION

Part No.	Package	Remarks
MB91340PMT	176-pin Plastic LQFP (FPT-176P-M02)	
MB91V340CR	361-pin Ceramic PGA (PGA-361C-A01)	

MB91340/MB91V340

■ PACKAGE DIMENSIONS




(Continued)

(Continued)

176-pin Plastic LQFP
(FPT-176P-M02)

*Pins width and pins thickness include plating thickness.



© 2000 FUJITSU LIMITED F176006S-c-2-4

Dimensions in mm (inches)

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0203

© FUJITSU LIMITED Printed in Japan