


TFT LCD Approval Specification

MODEL NO.: V470H1 - L02


Customer:									
Approved by:									
Note:									
	LCD TV He	ead Division							
AVP		郭振隆							
OBA Dont		TVHD/PDD							
QRA Dept.	DDIII	DDII	DDI						
Approval	Approval	Approval	Approval						
陳永一	陳永一 李汪洋 藍文錦 林文聰								
LCD TV Marketing and Product Management Division									
Product Manager 吳盈潔									







- CONTENTS -	
	3
I. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERIS 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTICS	7 STICS
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	13
5. V470H1-L02 LCD INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE LVDS input 5.2 TFT LCD MODULE Power input 5.3 BACKLIGHT UNIT 5.4 INVERTER UNIT 5.5 BLOCK DIAGRAM OF INTERFACE 5.6 LVDS INTERFACE 5.7 COLOR DATA INPUT ASSIGNMENT	14
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	22
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	25
3. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	29
P. PACKAGING	30
10. MECHANICAL CHARACTERISTICS	32







REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 2.0	Mar.01,'06	All	All	Approval Specification was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V470H1-L02 is a 47" TFT Liquid Crystal Display module with 24-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (1200:1)
- Fast response time (Gray to Gray average 6.5 ms)
- High color saturation (NTSC 75%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- 180 degree rotation display option

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Item Specification				
Active Area	1042.56(H) x 586.44(V) (47" diagonal)	mm	(1)		
Bezel Opening Area	1050.6(H) x 594.4(V)	mm	(1)		
Driver Element	a-si TFT active matrix	-	-		
Pixel Number	1920x R.G.B. x 1080	pixel	-		
Pixel Pitch(Sub Pixel)	0.543(H) x 0.543(V)	mm	-		
Pixel Arrangement	RGB vertical stripe	-	-		
Display Colors	16.7M	color	-		
Display Operation Mode	Transmissive mode / Normally black	-	-		
Surface Treatment	Anti-Glare coating (Haze 25%) Hard coating (3H)	-	(2)		

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	1096	-	mm	
Module Size	Vertical (V)	-	640	-	mm	(1), (2)
	Depth (D)	-	48.1	-	mm	
	Weight	-	18500	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol		Va	lue	Unit	Note		
item			Min.	Max.	Offic	Note		
Storage Temperature	T _{ST}		T _{ST}		-20	+60	۰C	(1)
Operating Ambient Temperature	T_OP		0	45	۰C	(1), (2)		
Shock (Non-Operating)	S _{NOP}	X, Y axis	ı	50	G	(3), (5)		
Shock (Non-Operating)	SNOP	Z axis	ı	35	G	(3), (5)		
Vibration (Non-Operating)	V_{NOP}		-	1.0	G	(4), (5)		

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.

Relative Humidity (%RH)





Issue Date:Mar.01.2006 Model No.: V470H1-L02

Approval

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Svmbol	Va	lue	Unit	Note	
	Cyzo.	Min.	Max.	0 1	11010	
Power Supply Voltage	V_{CC}	-0.3	20	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W	-	3000	V_{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	
Control Signal Level	-	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3)The control signals include On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.




3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

Parameter			Cumbal		Value		Unit	Note
		Symbol	Min.	Тур.	Max.	Uniii	Note	
Power Su	pply Voltage		V _{cc}	10.8	12	13.2	V	(1)
Power Su	pply Ripple Vo	Itage	V_{RP}	-	-	200	mV	
Rush Curi	rent	-	I _{RUSH}	-	-	4.5	Α	(2)
		White		-	1.5	2.0	Α	
Power Su	pply Current	Black	I _{cc}	-	0.7	-	Α	(3)
		Vertical Stripe		-	1.2	-	Α	
L) /DO	Differential In		V_{LVTH}	-	-	+100	mV	
LVDS Interface	Differential In		V_{LVTL}	-100	-	-	mV	
Common Inpu		Common Input Voltage		1.125	1.25	1.375	V	
	Terminating Resistor		R _T	-	100	-	ohm	
CMOS	Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V_{IL}	0	-	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 \pm 2 $^{\circ}$ C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)


Doromotor	Cumbal		Value	Lloit	Note	
Parameter	Symbol	Min.	Min. Typ.		Unit	Note
Lamp Input Voltage	V_L	-	1530	-	V_{RMS}	-
Lamp Current	ΙL	5.0	5.5	6.0	mA_{RMS}	(1)
Lamp Turn On Voltage	Vs	ı	-	1915	V_{RMS}	(2), Ta = 0 °C
Lamp rum on voltage		ı	-	1742	V_{RMS}	(2), Ta = 25 °C
Operating Frequency	F_L	40	-	70	KHz	(3)
Lamp Life Time	L_BL	50,000	-	- 1	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Farameter	Symbol	Min.	Min. Typ.		Offic	Note
Power Consumption	P_{BL}	-	211	221	W	$(5), I_L = 5.5 \text{mA}$
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Power Supply Current	I _{BL}	-	8.8	-	Α	Non Dimming
Input Ripple Noise	-	-	-	500	mV_{P-P}	V _{BL} =22.8V
Backlight Turn on	\/	1915	-	-	V_{RMS}	Ta = 0 °C
Voltage	V _{BS}	1742	-	-	V_{RMS}	Ta = 25 °C
Oscillating Frequency	F _W	46	47	48	kHz	
Dimming frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	-	20	-	%	

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.:
- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 and $I_L = 5 \sim 6$ mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 47" backlight unit under input voltage 24V, average lamp current 5.8 mA and lighting 30 minutes later.








3.2.3 INVERTER INTERTFACE CHARACTERISTICS

Danamatan		0 1 1	Test	Value			11. %	N	
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	V	-	2.0	-	5.0	V		
On/On Control voltage	OFF	V_{BLON}	-	0	-	8.0	V		
Internal/External PWM	Ξ	V_{SEL}	-	2.0		5.0	V		
Select Voltage	LO	V SEL	-	0	-	8.0	V		
Internal PWM Control	MAX	V	$V_{SEL} = L$	ı	-	3.0	V	maximum duty ratio	
Voltage	MIN	V_{IPWM}	V SEL — L	ı	0	1	٧	minimum duty ratio	
External PWM Control	Ξ	V_{EPWM}	V _{SEL} = H	2.0	-	5.0	V	duty on	
Voltage	LO	V EPWM	VSEL — II	0	-	8.0	V	duty off	
Control Signal Rising Tin	ne	Tr		ı	-	100	ms		
Control Signal Falling Tir	ne	Tf	-	ı	-	100	ms		
PWM Signal Rising Time)	T_{PWMR}	-	-	-	50	us		
PWM Signal Falling Time		T_{PWMF}	-	-	-	50	us		
Input impedance		R _{IN}	-	1	-	-	М		
BLON Delay Time		T _{on}	-	1	-	-	ms		
BLON Off Time	•	T_{off}	-	1	-	-	ms		

Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

- Note (2) The power sequence and control signal timing are shown in the following figure.
- Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.









4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE










5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

Pin Name Description 1 GND Ground 2 N.C. No Connection	Note
2 N.C. No Connection	
	(2)
3 N.C. No Connection	(2)
4 N.C. No Connection	(2)
5 N.C. No Connection	(2)
6 N.C. No Connection	(2)
7 NC No Connection	(2)
8 RPF Display Rotation	(3)
9 ODSEL Overdrive Lookup Table Selection	(4)
10 LCS Low color shift	(5)
11 GND Ground	
12 ORX0- Odd pixel, Negative LVDS differential data input. Channel 0	
13 ORX0+ Odd pixel, Positive LVDS differential data input. Channel 0	
14 ORX1- Odd pixel, Negative LVDS differential data input. Channel 1	
15 ORX1+ Odd pixel, Positive LVDS differential data input. Channel 1	
16 ORX2- Odd pixel, Negative LVDS differential data input. Channel 2	
17 ORX2+ Odd pixel, Positive LVDS differential data input. Channel 2	
18 GND Ground	
19 OCLK- Odd pixel, Negative LVDS differential clock input.	
20 OCLK+ Odd pixel, Positive LVDS differential clock input.	
21 GND Ground	
22 ORX3- Odd pixel, Negative LVDS differential data input. Channel 3	
23 ORX3+ Odd pixel, Positive LVDS differential data input. Channel 3	
24 N.C. No Connection	(2)
25 N.C. No Connection	(2)
26 N.C. No Connection	(2)
27 N.C. No Connection	(2)
28 ERX0- Even pixel, Negative LVDS differential data input. Channel 0	
29 ERX0+ Even pixel, Positive LVDS differential data input. Channel 0	
30 ERX1- Even pixel, Negative LVDS differential data input. Channel 1	
31 ERX1+ Even pixel, Positive LVDS differential data input. Channel 1	
32 ERX2- Even pixel, Negative LVDS differential data input. Channel 2	
33 ERX2+ Even pixel, Positive LVDS differential data input. Channel 2	
34 GND Ground	
35 ECLK- Even pixel, Negative LVDS differential clock input.	
36 ECLK+ Even pixel, Positive LVDS differential clock input.	
37 GND Ground	
38 ERX3- Even pixel, Negative LVDS differential data input. Channel 3	
39 ERX3+ Even pixel, Positive LVDS differential data input. Channel 3	
40 N.C. No Connection	(2)
41 N.C. No Connection	(2)
42 N.C. No Connection	(2)
43 N.C. No Connection	(2)
44 GND Ground	
45 GND Ground	
46 GND Ground	



m		НІ	M	EI
	ОРТО	ELECT	RONICS	CORP

47	GND	Ground	
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note(1) Connector part no.: FI-RE51S-HF (JAE) or equivalent.

Note (2) Please be reserved to open.

Note (3) Low: normal display (default), High: display with 180 degree rotation

Note(4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) Low: normal display (default), High: Low Color Shift function enable.


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN3-CN26: BHR-04VS-1 (JST).

Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST. The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).





5.3 INVERTER UNIT

CN1 (Header): S14B-PH-SM3-TB (D)(LF)(JST) or equivalent.


Pin No.	Symbol	Description								
1										
2										
3	VBL	+24V _{DC} power input								
4										
5										
6										
7										
8	GND	GND								
9										
10										
11	SEL	Internal/external PWM selection High: external dimming Low: internal dimming								
12	E_PWM	External PWM control signal E_PWM should be connected to ground when internal PWM was selected (SEL = Low).								
13	I_PWM	Internal PWM Control Signal I_PWM should be connected to ground when external PWM was selected (SEL = High).								
14	BLON	Backlight on/off control								

CN2 (Header): S12B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description					
1							
2							
3	VBL	+24V _{DC} power input					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	NC	NC					
12	NC	NC					

CN3-CN26 (Header): SM02(12.0)B-BHS-1-TB (LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage








CN27-CN30 (Header): LM113P-020-TF1-3(Unicorn) or equivalent


Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.



5.4 BLOCK DIAGRAM OF INTERFACE










ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the second pixel is odd pixel.








5.5 LVDS INTERFACE

	SIGNAL		SMITTER BLVDM83A	INTERFACE CO	ONNECTOR	-	RECEIVER FHC63LVDF84A	TFT CONTROL INPUT			
		PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	INPUT			
R1	R1 R2 R3 R4 R5 G0 G1	52 54 55 56 3 4 6	TxIN0 TxIN1 TxIN2 TxIN3 TxIN4 TxIN6 TxIN7 TxIN7 TxIN8 TxIN9	TA OUT0+	Rx OUT0 Rx OUT1 Rx OUT2 Rx OUT3 Rx OUT4 Rx OUT6 Rx OUT7 Rx OUT8 Rx OUT9	R0 R1 R2 R3 R4 R5 G0 G1 G2					
	TxIN12 TxIN13 TxIN14 TxIN15 TxIN18 TxIN19	TA OUT1+	Rx 1+ Rx 1-	G3 G4 G5 B0 B1 B2							
24bit	B2 B3 B4 B5 DE	20 22 23 24 30	TxIN20 TxIN21 TxIN22 TxIN26	TA OUT2+	Rx 2+	53 54 55 1 6	Rx OUT19 Rx OUT20 Rx OUT21 Rx OUT22 Rx OUT26	B3 B4 B5 DE			
	R6 R7 G6	50 2 8	TxIN27 TxIN5 TxIN10	TA OUT2-	Rx 2-	7 34 41	Rx OUT27 Rx OUT5 Rx OUT10	R6 R7 G6			
	G7 B6 B7 RSVD 1	10 16 18 25	TxIN11 TxIN16 TxIN17 TxIN23	TA OUT3+	Rx 3+	42 49 50 2	Rx OUT11 Rx OUT16 Rx OUT17 Rx OUT23	G7 B6 B7 Not connect			
	RSVD 2 RSVD 3	27 28	TxIN24 TxIN25	TA OUT3-	Rx 3-	3 5	Rx OUT24 Rx OUT25	Not connect Not connect			
	DCLK	31	TxCLK IN	TxCLK OUT+ TxCLK OUT-	RxCLK IN+ RxCLK IN-	26	RxCLK OUT	DCLK			

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".







5.7 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da		Sigr											
	Color				Re									reer							Blι				
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1.100	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	: (:	:	:	:		:	:	:	:	:	:	:	:		:	:	:	:	:	
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver Clock	Frequency	1/Tc	60	74	80	MHz	-	
	Input cycle to cycle jitter	Trcl	ı	1	200	ps	-	
LVDS Receiver Data	Setup Time	Tlvsu	600	•	ı	ps		
	Hold Time	Tlvhd	600	-	-	ps		
Vertical Active Display Term	Frame Rate	Fr5	47	50	53	Hz	(1)	
		Fr6	57	60	63	Hz	(2)	
	Total	Tv	1115	1125	1139	Th	Tv=Tvd+Tvb	
	Display	Tvd	1080	1080	1080	Th	-	
	Blank	Tvb	35	45	59	Th	-	
Horizontal Active Display Term	Total	Th	2100	2200	2300	Tc	Th=Thd+Thb	
	Display	Thd	1920	1920	1920	Tc	-	
	Blank	Thb	180	280	380	Tc	-	

Note (1) (ODSEL) = (H). Please refer to 5.1 for detail information.

(2) (ODSEL) = (L). Please refer to 5.1 for detail information.


INPUT SIGNAL TIMING DIAGRAM








LVDS INPUT INTERFACE TIMING DIAGRAM





6.2 POWER ON/OFF SEQUENCE


To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.







7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	12V	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
Lamp Current	I_L	5.5±0.5	mA			
Oscillating Frequency (Inverter)	F_W	47±1	KHz			
Vertical Frame Rate	Fr	60	Hz			

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		900	1200	-	-	Note (2)
Response Time Center Luminance of White		Gray to gray		-	6.5	12	ms	Note (3)
		L _C		400	500	1	cd/ m ²	Note (4)
White Variation	า	δW		-	-	1.3	-	Note (7)
Cross Talk		CT	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	-	4	%	Note (5)
Color Chromaticity	Red	Rx	Viewing Normal Angle	0.622	0.652	0.682	-	Note (6)
		Ry		0.301	0.331	0.361	-	
	Green	Gx		0.247	0.277	0.307	-	
		Gy		0.567	0.597	0.627	-	
	Blue	Bx		0.113	0.143	0.173	-	
		Ву		0.035	0.065	0.095	-	
	White	Wx		0.255	0.285	0.315	-	
		Wy		0.263	0.293	0.323	-	
	Color Gamut			72	75	-	%	NTSC
Viewing Angle	Horizontal	θ_{x} +	CR≥20	80	88	-	Deg.	Note (1)
		θ_{x} -		80	88	-		
	Vertical	θ _Y +		80	88	-		
		θ_{Y} -		80	88	-		



Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other .



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

 $L_C = L$ (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.










Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$





Issue Date:Mar.01.2006 Model No.: V470H1-L02

Approval

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.



9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 2 LCD TV modules / 1 Box

(2) Box dimensions: 1198(L) X 331 (W) X 720 (H)

(3) Weight: approximately 44Kg (2 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method







Corner Protector:L1130*50*50mm

L1400*50*50mm

Pallet:L1000*W1200*H140mm

Pallet Stack:L1000*W1200*H1580mm

Gross:282kg




Figure.9-2 packing method



10. MECHANICAL CHARACTERISTIC

