

P162, NV34, 8Mx16DDR, 128MB, TV OUT, VGA

Page Overview

- 1 Overview
- 2 AGP Interface
- 3 NV34 Frame Buffer
- 4 Frame Buffer 0..31
- 5 Frame Buffer 32..63
- 6 Frame Buffer 64..95
- 7 Frame Buffer 96..127
- 8 DAC A,B, DAC B MUX, PLL, Video OUT
- 9 DAC A,B RGB filter
- 10 Power Supply A3V3, FBVDD/FBVDDQ, Mechanicals.
- 11 BIOS and Strapping
- 12 DVO,GPIOs and Xtal.
- 13 TMDS LinkA and its power supplies, Backdrive.
- 14 NVVDD SW.
- 15 Current Supplement and Fan control.
- 16 Net Rules.

P160 HISTORY:

X00	INITIAL VERSION
X01	Cleaned up schematics - changes from initial design review meeting
X02	Imported board file #65 and synchronized with latest version of schematics.
X03	Nov 18/02 - Replaced LB502 with an 805 bead, changed PLLVDD rail to 3V3 instead of A3V3, and removed AGPVDDQ decoupling caps C130, C257, and C570.
X04	Nov 21/02 - C75 is changed to decouple 3V3 to GND.
X05	Nov 22/02 - VIP interface rail changed to 3V3 instead of A3V3 due to short between VIPVDDQ and VDD33.
X06	Nov 25/02 - FRWR_VAUXP rail changed to 3V3.
X07	Nov 26/02 - Changed DACB_LOAD_TEST GPIO assignment for NV34.
X08	Dec 02/02 - AGP_PLL_VDD and FB_DLLVDD are supplied from A3V3 rail.

P162-A00 History:

- 1-Added P162 specific features:

- SW PS,TMDS LinkA, Backdrive, new slim VGA, Fan Cntl.  
- Added Current sharing, TMDS IO and PLL linear regulators.
- 2-Added TH parts in PS section as ALT.
- 3-Added SST serial support.
- 4-Changed AGP\_PLL\_VDD, FB\_PLLVDD, DAC\_A/B\_VDD and PLL\_VDD to A3V3.
- 5-Added 10 caps as part of P160 sync up.
- 6-Added PU resitors on Jtag TMS and TDI
- 7-Incorporated recommendations from PS Vendor.
- 8-Added extra X elements near connectors to bridge CGND and GND cut.
- 9-Added an option to use a single dual FET for low end bd.
- 10-Fixed error on 6529 power good and current supplement.
- 11-Changed C302 to 0603 (too big pkg for .1uf in 0805)
- 12-Deleted C296 and C293 (shared them with C313, C324)
- 13-Changed C329 and C324 to 0603 pkg.
- 14-Removed alternate Semtech SW (could not route).

Changes after the design review:

- 1-Remove C301 and R137-left over from Semtech PS circuit.
- 2-Remove sync buffer bypass resistors.
- 3-Remove R122 and R123 from Intersil power rails.
- 4-Add snubber circuit for NVVDD PS.
- 5-Add PD res on TP\_XTALOUTBUF to terminate the signal.
- 6-Fan controler PU to 3V3 from A3V3.
- 7-Cleaned up Unnamed nets.

- 8-Split CGND into 2 nets (added CGND1 to J6.25 and J2. 16).
- 9-Added PD resistor on FAN\_ON.
- 10-Added 8 caps for DQS/DQM routings that break plane reference.

X-RELEASE.

P162-A01 History:

- Merged net IFPBIOVDD with IFPAIOVDD.
- Merged Q4 and Q5 into one package.
- Implemented TV signal return scheme thru zero Ohm resistors.

P162-A02 History:

The main changes for this revision is to improve routing for DAC B and add 100ps inter-pair skew to pass EMC as modeled on A01 board. See 149- document for detail.

600-10162-0006-002

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DETAIL	DRAWING DETAIL		
CONTINUED...		PAGE	1 OF 19
ID	34p162	DATE	SEP 03 2001
NAME	miao		

# NV18/NV3X AGP SECTION AND AGP CONNECTOR












ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




```
MEMORY 1st bank 0..31
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY
```

NV31 FB i/f can be configured in two ways:  
2x64 bits or 2x32 bits

THIS REQUIRES THAT BOTH PARTITIONS  
TO BE CONNECTED TO BE FUNCTIONAL




NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
DETAIL	MEMORY 64MB 4/8MX16 Bits 0.31			
ID	34p162	PAGE	4 OF 19	
NAME	mlao	DATE	SEP 03 2001	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


1


15

5




MEMORY 2nd bank 32..63  
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY






# DAC A RGB-FILTER



# DAC B RGB-FILTER




NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



DETAIL	DACA, DACB display filter and connector	
ID	34p162	PAGE 9 OF 19
NAME	m1ao	DATE SEP 03 2001

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Analog Power Supply



FBVDD 3.3/2.5V



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

POWER supply: A3V3,FBVDD,FBVDDQ,NVDD


MECHANICS

ID 34p162 PAGE 10 OF 19


NAME miao DATE SEP 03 2001

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ATL BIOS (ATMEL Serial ROM)



BIOS (SST Serial ROM)




PARALLEL EPROM



STRAPPING

RAM CONFIG OPTIONS



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA


DETAIL NV17 STRAPPING, BIOS

ID	34p162	PAGE	11 OF 19
NAME	mlao	DATE	SEP 03 2001



CLOCK



## DVO



## JTAG, THERMAL and GPIOs





## 1

12

5

5

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1



3



# NET RULES

## Power Nets:

	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	
GND	GND	12MIL_TRACE	
5V	5V	12MIL_TRACE	
A3V3	A3V3	12MIL_TRACE	
3V3	3V3	12MIL_TRACE	
CGND	CGND	12MIL_TRACE	
AGPVDDQ	AGPVDDQ	12MIL_TRACE	
FBVDDQ	FBVDDQ	12MIL_TRACE	
FBVDD	FBVDD	12MIL_TRACE	
NVVDD	NVVDD	12MIL_TRACE	
DAC_A_VDD	12MIL_TRACE		OUT 8.1B>
DAC_B_VDD	12MIL_TRACE		OUT 8.2B>
PLLVD	12MIL_TRACE		OUT 12.1B>
DDC_VCC	12MIL_TRACE		OUT 9.5C< 13.4G< 14.1G<
FBVREF	12MIL_TRACE		OUT 3.5B>

RAM\_DAC : impedance controlled by constraint manager

	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	NO_GLOSS		
DAC_A_RED	20MIL	TRUE		OUT	8.2D> 9.3A<
DAC_A_GREEN	20MIL	TRUE		OUT	8.2D> 9.4A<
DAC_A_BLUE	20MIL	TRUE		OUT	8.2D> 9.4A<
FR	20MIL	TRUE		OUT	9.3B<
FG	20MIL	TRUE		OUT	9.3B<
FB	20MIL	TRUE		OUT	9.4B<
M_RED	20MIL	TRUE		OUT	9.3B<
M_GREEN	20MIL	TRUE		OUT	9.3B<
M_BLUE	20MIL	TRUE		OUT	9.4B<
DAC_B_RED	20MIL	TRUE		OUT	8.3D>
DAC_B_GREEN	20MIL	TRUE		OUT	8.3D>
DAC_B_BLUE	20MIL	TRUE		OUT	8.3D>
DAC_B_YOUT	20MIL	TRUE		OUT	8.2E>
DAC_B_COUT	20MIL	TRUE		OUT	8.1E>
CVBS_YOUT	20MIL	TRUE		OUT	8.2G>
COUT	20MIL	TRUE		OUT	8.1F>
DAC_B_RD	20MIL	TRUE		OUT	8.3E> 9.3E<
DAC_B_GN	20MIL	TRUE		OUT	8.3E> 9.4E<
DAC_B_BL	20MIL	TRUE		OUT	8.4E> 9.4E<
B_FR	20MIL	TRUE		OUT	9.3F<
B_FG	20MIL	TRUE		OUT	9.3F<
B_FB	20MIL	TRUE		OUT	9.4F<
B_M_RED	20MIL	TRUE		OUT	9.3F< 13.4G<
B_M_GREEN	20MIL	TRUE		OUT	9.3F< 13.4G<
B_M_BLUE	20MIL	TRUE		OUT	9.4F< 13.4G<

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



DETAIL DESIGN NET RULES

ID	34p162	PAGE	16 OF 19
NAME	miao	DATE	SEP 03 2001

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





A			B			C			D			E			F			G			H		
1	R91	R	2.4F	R551	R	2.5D	U13	U	MEM_SD_DDR_4	8MX16	4.2E	5.4D	5.4E	1									
	R92	R	2.4F	R552	R	2.5D	U14	U	MEM_SD_DDR_4	8MX16	4.2C	5.3D	5.3E										
	R93	R	2.5C	R555	R	11.5D	U16	U	VREG_SPIN	13.1A	2												
	R94	R	2.5C	R556	R	11.3C	U17	U	MEM_FL_SER_128KX8	11.1D													
	R95	R	3.5A	R562	R	9.4A	U502	U	SW_ANA_3257	8.3F		8.4F	8.5F										
	R96	R	3.5A	R563	R	9.4A	U503	U	AND_ZIN	9.2B		9.2F	9.2F										
	R97	R	8.2B	R564	R	9.3A	Y1	XTAL	12.2C	3													
	R98	R	8.4A	R565	R	8.3F	4																
	R99	R	8.5A	R567	R	8.3F																	
	R100	R	8.2D	R568	R	8.3F																	
R101	R	2.5D	R569	R	8.3F																		
R102	R	11.4C	R570	R	8.3F																		
R103	R	2.4D	R571	R	9.4A																		
R104	R	2.5C	R572	R	9.4A																		
R105	R	11.4C	R573	R	9.3A																		
R106	R	11.4D	R574	R	9.2B	5																	
R107	R	11.4D	R581	R	9.2B																		
R108	R	13.3F	R583	R	8.5F																		
R109	R	13.4F	R584	R	8.4G																		
R110	R	13.3F	R585	R	8.4G																		
R111	R	13.4F	R587	R	8.4G																		
R112	R	13.5F	R588	R	8.4G																		
R113	R	13.5F	R589	R	9.2F																		
R114	R	13.3G	R590	R	9.2F																		
R115	R	14.4B	R591	R	10.2D																		
R116	R	14.4B	R592	R	10.2D																		
R117	R	14.3C	R593	R	9.3H																		
R118	R	14.3C	R594	R	9.3H																		
R119	R	14.4C	R595	R	9.3D																		
R120	R	8.3D	R596	R	9.3D																		
R121	R	14.4C	R601	R	8.3A																		
R122	R	12.2D	R645	R	2.4A																		
R124	R	12.4B	R646	R	2.4A																		
R125	R	12.4B	R670	R	4.5E																		
R126	R	12.2H	R671	R	4.5E																		
R127	R	12.2H	R672	R	5.5E																		
R128	R	12.2F	R673	R	5.5E																		
R129	R	14.4D	R674	R	6.5E																		
R130	R	14.4D	R675	R	6.5E																		
R131	R	14.5F	R676	R	7.5E																		
R132	R	13.1D	R677	R	7.5E																		
R133	R	13.2D	R680	R	11.3A																		
R134	R	14.4F	R681	R	11.3A																		
R135	R	14.5F	R682	R	11.3B																		
R136	R	14.4G	R683	R	11.3B																		
R137	R	14.4F	R684	R	11.3C																		
R138	R	15.3F	R685	R	11.3C																		
R140	R	15.3A	R687	R	11.5D																		
R141	R	15.3B	R688	R	11.5D																		
R142	R	15.3A	R689	R	11.5D																		
R143	R	8.2G	R690	R	11.5D																		
R144	R	11.4C	R691	R	11.5D																		
R145	R	15.3C	R692	R	8.2G																		
R146	R	15.3C	R693	R	8.2H																		
R147	R	15.3C	RP1	R_PAK	5.2A																		
R148	R	15.3C	RP2	R_PAK	5.2A 5.3A 5.3A																		
R149	R	15.3C	RP3	R_PAK	5.3A																		
R150	R	15.3C	RP4	R_PAK	4.4A																		
R151	R	15.3C	RP5	R_PAK	5.4A																		
R152	R	15.3C	RP6	R_PAK	7.4A																		
R153	R	15.3C	RP7	R_PAK	7.3A 7.3A 7.4A																		
R154	R	15.4C	RP8	R_PAK	7.2A																		
R155	R	15.4C	RP9	R_PAK	5.5B																		
R156	R	15.4C	RP10	R_PAK	7.5B																		
R157	R	15.4C	RP11	R_PAK	5.5B																		
R158	R	15.4C	RP501	R_PAK	4.4A																		
R159	R	15.4C	RP502	R_PAK	5.4A																		
R160	R	15.4C	RP503	R_PAK	4.5B																		
R161	R	15.4C	RP504	R_PAK	5.3A																		
R162	R	13.3G	RP505	R_PAK	4.3A																		
R163	R	9.3H	RP506	R_PAK	6.3A																		
R164	R	15.3F	RP507	R_PAK	6.3A																		
R165	R	13.1B	RP508	R_PAK	6.5B																		
R166	R	13.2B	RP509	R_PAK	6.4A																		
R167	R	12.4B	RP510	R_PAK	5.4A																		
R168	R	15.3C	RP511	R_PAK	6.4A																		
R169	R	12.4E	RP512	R_PAK	5.3A 5.3A 5.4A																		
R170	R	12.4E	RP513	R_PAK	4.3A																		
R171	R	12.4B	RP514	R_PAK	4.3A 4.4A																		
R172	R	13.4G	RP515	R_PAK	4.5B																		
R173	R	13.5G	RP516	R_PAK	4.2A 4.3A																		
R253	R	2.4B	RP517	R_PAK	4.2A																		
R257	R	8.4C	RP518	R_PAK	4.4A																		
R258	R	8.4C	RP519	R_PAK	7.2A 7.3A 7.3A																		
R501	R	4.5E	RP520	R_PAK	7.3A																		
R502	R	4.5E	RP521	R_PAK	7.3A																		
R504	R	4.5E	RP522	R_PAK	7.5B																		
R505	R	5.5E	RP523	R_PAK	7.4A																		
R506	R	5.5E	RP524	R_PAK	7.4A																		
R508	R	5.5E	RP525	R_PAK	6.2A																		
R517	R	2.4D	RP526	R_PAK	6.2A 6.3A 6.3A																		
R520	R	6.5E	RP527	R_PAK	6.5B																		
R521	R	6.5E	RP528	R_PAK	6.3A 6.3A 6.4A																		
R523	R	6.5E	RP529	R_PAK	6.4A																		
R524	R	2.4D	TP1	TESTPOINT	14.4A																		
R525	R	2.4E	TP2	TESTPOINT	14.4B																		
R526	R	12.2C	TP3	TESTPOINT	14.4C																		
R527	R	8.2B	TP4	TESTPOINT	14.4F																		
R528	R	12.4E	TP5	TESTPOINT	14.5G																		
R529	R	12.4F	TP6	TESTPOINT	14.4H																		
R533	R	11.5C	U1	U	VREG_SPIN	10.2D																	
R534	R	2.4B	U2	U	MEM_FL_SER_128KX8	11.1B																	
R536	R	7.5E	U3	U	SWREG_15L6529	14.4C																	
R537	R	7.5E	U4	U	VREG_SPIN	13.1C																	
R538	R	7.5E	U5	U	MEM_EP_OTP_64KX8	11.1G																	
R540	R	11.4C	U6	U	MEM_SD_DDR_4	8MX16 6.4C 6.4E 7.2E																	
R541	R	11.4C	U7	U	MEM_SD_DDR_4	8MX16 6.3C 6.3E 7.2C																	
R542	R	11.4C	U8	U	GPU_DDR2M64X2_V1	2.1E 3.1B 3.1F 8.1B 8.2B																	
R544	R	11.3C			8.4B 12.1C 12.1F 12.4C 13.3C																		
R547	R	2.4A	U9	U	MEM_SD_DDR_4	8MX16 6.2E 7.4D 7.4E																	
R548	R	11.4D	U10	U	MEM_SD_DDR_4	8MX16 6.2C 7.3D 7.3E																	
R549	R	11.4C	U11	U	MEM_SD_DDR_4	8MX16 4.4C 4.4E 5.2E																	
R550	R	11.4C	U12	U	MEM_SD_DDR_4	8MX16 4.3C 4.3E 5.2C																	
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.						NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA DRAWING DETAIL CONTINUED... ID 34p162 NAME m1ao PAGE 19 OF 19 DATE SEP 03 2001																	
A			B			C			D			E			F			G			H		