

Intelligent CCFL Inverter Controller

FEATURES

- Supports wide-range voltage input applications (8v to 20v)
- Built-in intelligence to manage ignition and normal operation of CCFLs
- Reduces the number of components and board size by 30% compared with conventional designs
- 85% efficiency vs. typical 70% efficiency of conventional designs
- Zero-voltage-switching full bridge topology
- Built-in internal open-lamp and over-voltage protections
- Integrated burst mode control, and wide dimming range (10% to 100%) with integrated burst mode control
- Supports multiple CCFL lamps
- Simple and reliable 2-winding transformer design
- Constant-frequency design eliminates interference with LCDs
- Low stand-by power

ORDERING INFORMATION

OZ960S - 20-pin plastic SSOP 150mil **OZ960IS** - 20-pin plastic SSOP 150mil **OZ960G** - 20-pin plastic SOP 300mil **OZ960IG** - 20-pin plastic SOP 300mil **OZ960D** - 20-pin plastic DIP 300mil **OZ960ID** - 20-pin plastic DIP 300mil

GENERAL DESCRIPTION

The OZ960 is a unique, high-efficiency, Cold Cathode Fluorescent Lamp (CCFL) backlight inverter controller that is designed for wide input voltage inverter applications. Additionally, the OZ960 performs the lamp dimming function with an analog voltage or low frequency Pulse Width Modulation (PWM) control.

Operating Principle:

Operating in a zero-voltage switching, full-bridge configuration, the inverter circuit achieves a very high efficiency power conversion. In addition, the transformer in the OZ960 does not require any specific gap-less arrangement. The simple, low cost transformer provides designers a high degree of design flexibility in specifying transformers. Setting the switching frequency higher than the resonant frequency of a high-quality-factor resonant tank circuit yields a good-

quality waveform received, at the CCFL voltage and current.

The OZ960 operates at a single, constant frequency in a phase-shift PWM mode. Intelligent open-lamp and over-voltage protections provide design flexibility so various transformer models/manufacturers may be used. The built-in burst mode control provides a wide dimming range and simplifies the application circuit designs. Both operating and burst-mode frequencies are user-programmable parameters.

The single stage design results in a low cost, reliable transformer without expensive, less reliable secondary fold-back treatment. The transformer does not require a more expensive center tapped primary.


The OZ960 is available in a 20-pin SSOP package. It is specified over the commercial temperature range of 0°C to +70°C, and the industrial temperature range of -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

Refer to the functional block diagram in Figure 2, page 3, and the Pin Description Table on page 4.

A precision reference provides a reference voltage for both internal and external uses. An oscillator circuit generates a user-programmable operating frequency with an external capacitor and a timing resistor. In addition, another resistor to program striking frequency is provided. The drive circuit consists of four outputs. These are designed to achieve zero-voltage switching, fullbridge applications. An error amplifier is provided to regulate the CCFL current. The Soft-start circuit offers a gradual increase of the power to the CCFL during the ignition period. The overvoltage protection block offers a regulated striking voltage for CCFLs. The striking time is programmable simply through an external component. The open-lamp protection is integrated in the protection block. This block intelligently differentiates the striking condition and open-lamp condition. ENA circuitry enables the operation of the IC through a TTL signal interface. Wide-dimming control is achieved through the burst-mode control block.

TYPICAL APPLICATION CIRCUIT






Figure 2. Functional Block Diagram

PIN DESCRIPTION

Names	Pin No.	I/O	Description
CTIMR	1	ı	Capacitor for CCFL ignition duration
OVP	2		Output voltage sense Vth=2.0V
ENA	3		Enable input; TTL signal is applicable
SST	4		Soft-start capacitor
VDDA	5	I	Voltage source for the IC
GNDA	6		Analog signal ground reference
REF	7	0	Reference voltage output; 2.5V typical
RT1	8		Resistor for programming ignition frequency
FB	9		CCFL current feedback signal
CMP	10	0	Compensation output of the current error amplifier
NDR_D	11	0	NMOSFET drive output
PDR_C	12	0	PMOSFET drive output
LPWM	13	0	Low-frequency PWM signal for burst-mode dimming control
DIM	14		Input analog signal for burst-mode dimming control
LCT	15		Triangular wave for burst-mode dimming; frequency
PGND	16	I	Power ground reference
RT	17		Timing resistor set operating frequency
CT	18		Timing capacitor set operating frequency
PDR_A	19	0	PMOSFET drive output
NDR_B	20	0	NMOSFET drive output

ABSOLUTE MAXIMUM RATINGS WITH RESPECT TO INPUT POWER SOURCE RETURN REFERENCE

VDDA	7.0V ⁽¹⁾
GNDA, PGND	+/- 0.3V
Logic inputs	-0.3V to VDD +0.3V

	OZ960	OZ960I
Operating temp.	0°C to 70°C	-40°C to 85°C

Operating junction temp.	150 °C
Storage temp.	-55 °C to 150 °C

RECOMMENDED OPERATING RANGE

VDDA	4.7V ~ 5.5V
Fosc	30 KHz to 150 KHz
Rosc	50 k to 150 k

Note ⁽¹⁾: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The "Functional Specifications" table will define the conditions for actual device operation. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

FUNCTIONAL SPECIFICATIONS

NDDA=5V; Tamb = 25°C Min Typ Max	Parameter	Symbol	Test Conditions		Limits		Unit				
Nominal voltage			VDDA=5V; Tamb = 25°C	Min	Тур	Max					
Line regulation	Reference Voltage										
Load regulation Load = 0.025 mA to 0.25	Nominal voltage	Vref	$I_{load} = 0.1 mA$	2.37	2.5	2.63	V				
High Frequency Oscillator Initial accuracy fosc CT = 100pF, RT = 120k ⁽¹⁾ 53 57 60 KHz Ramp peak - 3.0 - V Ramp valley - 1.0 - V V Ramp valley - 1.0 - V V V V V V V V V	Line regulation		VDDA = 4.7V - 5.3V	-	4	-	mV/V				
Initial accuracy	Load regulation		I _{load} = 0.025 mA to 0.25 mA	-	2	-	mV/mA				
Ramp peak	High Frequency Oscillator										
Ramp valley . 1.0	Initial accuracy	fosc	CT = 100pF, RT = 120k ⁽¹⁾	53	57	60	KHz				
Temp. stability TA = 0 °C to 70 °C Low Frequency Oscillator Initial accuracy Ramp peak Ramp peak Ramp peak Ramp valley Duty Cycle Range Error Amplifier Input offset voltage range O - 100 % Open loop voltage gain Unity gain bandwidth Power supply rejection Vapu Threshold Over Voltage Protection Supply current Ion Ion Ion ENA = high; VDDA = 5V; Vdim = 2V; LPWM = 50kf² See Table 1, page 6 - 200 - ppm/°C - 200 - ppm/°C - ppm/°C - 200 - ppm/°C - ppm/°C - 200 - ppm/°C - p	Ramp peak			-	3.0	-	V				
Description	Ramp valley			-	1.0	-	V				
Initial accuracy Ramp peak 2.85 3.0 3.15 V	Temp. stability		TA = 0 °C to 70°C	-	200	-	ppm/°C				
Ramp peak 2.85 3.0 3.15 V	Low Frequency Oscillator										
Ramp valley Duty Cycle Range Duty Cycle Rang	Initial accuracy				See 7	Γable 1, page	€ 6				
Duty Cycle Range	Ramp peak			2.85	3.0	3.15	V				
Duty Cycle Range 0	Ramp valley			0.94	1.0	1.06	V				
Input offset voltage	Low Frequency PWM										
Input offset voltage	Duty Cycle Range			0	-	100	%				
Input voltage range	Error Amplifier										
Offset current at FB pin - - 100 nA Reference voltage at non-inverting input pin (internal) V _{ADJ} 1.19 1.25 1.31 V Open loop voltage gain - 80 - dB Unity gain bandwidth - 1.0 - MHz Power supply rejection - 60 - dB Threshold Over Voltage Protection 1.90 2 2.15 V Supply ENA = low - 150 200 μA ENA = high; VDDA = 5V; Vdim = 2V; LPWM = 50k ⁽²⁾ Ca=Cb=Cc=Cd=2nF ⁽³⁾ HF = 60kHz; LF = 185Hz - 4.4 5.5 mA SST current See Table 1, page 6 CTIMR current See Table 1, page 6 NDR-PDR Output Output resistance Rp Current source - 27 - Ω	Input offset voltage			-	7	-	mV				
Reference voltage at non-inverting input pin (internal)	Input voltage range			0	-	VDD-1.5V	V				
1.19 1.25 1.31 V	Offset current at FB pin			-	-	100	nA				
Unity gain bandwidth - 1.0 - MHz Power supply rejection - 60 - dB Threshold Over Voltage Protection 1.90 2 2.15 V Supply Supply current I _{OFF} ENA = low - 150 200 μA Supply current I _{ON} ENA = high; VDDA = 5V; Vdim = 2V; LPWM = 50k ⁽²⁾ Ca=Cb=Cc=Cd=2nF ⁽³⁾ HF = 60kHz; LF = 185Hz - 4.4 5.5 mA SST current See Table 1, page 6 CTIMR current See Table 1, page 6 NDR-PDR Output Output resistance Rp Current source - 27 - Ω	· ·	V_{ADJ}		1.19	1.25	1.31	V				
Power supply rejection	Open loop voltage gain			-	80	-	dB				
Threshold	Unity gain bandwidth			-	1.0	-	MHz				
Over Voltage Protection 1.90 2 2.15 V Supply Supply current I OFF ENA = low - 150 200 μΑ Supply current I ON ENA = low - 150 200 μΑ Supply current I ON Ca=Cb=Cc=Cd=2nF ⁽³⁾ - 4.4 5.5 mA SST current See Table 1, page 6 CTIMR current See Table 1, page 6 NDR-PDR Output Output resistance Rp Current source - 27 - Ω	Power supply rejection			-	60	-	dB				
Supply Supply current I _{OFF} ENA = low - 150 200 μA Supply current I _{ON} ENA = high; VDDA = 5V; Vdim = 2V; LPWM = 50k ⁽²⁾ Ca=Cb=Cc=Cd=2nF ⁽³⁾ HF = 60kHz; LF = 185Hz - 4.4 5.5 mA SST current See Table 1, page 6 CTIMR current See Table 1, page 6 NDR-PDR Output Output resistance Rp Current source - 27 - Ω	Threshold										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Over Voltage Protection			1.90	2	2.15	V				
Supply current $I_{ON} = \frac{\text{ENA = high; VDDA = 5V;}}{\text{Vdim = 2V; LPWM = 50k}^{(2)}} - \frac{4.4}{5.5} = \frac{4.4}{5.5}$ SST current $\frac{\text{See Table 1, page 6}}{\text{CTIMR current}}$ Output resistance $\frac{\text{Rp}}{\text{Current source}} = \frac{27}{5.5} = \frac{4.4}{5.5}$	Supply										
Supply current $I_{ON} = V_{O} + V_{O$	Supply current	I _{OFF}	ENA = low	-	150	200	μΑ				
CTIMR current See Table 1, page 6 NDR-PDR Output Output resistance Rp Current source - 27 - Ω	Supply current	I _{ON}	Vdim = 2V; LPWM = $50k^{(2)}$ Ca=Cb=Cc=Cd= $2nF^{(3)}$	-	4.4	5.5	mA				
NDR-PDR Output Output resistance Rp Current source - 27 - Ω	SST current	urrent See Table 1, page 6									
Output resistance Rp Current source - 27 - Ω	CTIMR current			See Table 1, page 6							
	NDR-PDR Output										
Output resistance Rn Current sink - 14 - Ω	Output resistance	Rp	Current source	-	27	-	Ω				
	Output resistance	Rn	Current sink	-	14	-	Ω				

Parameter Symbol		Test Conditions		Limits		Unit
Max. / Min. Overlap						
		VDDA = 5V; Tamb = 25°C	Min	Тур	Max	
viiii. Overlap between		$HF = 60kHz$ $Ca=Cb=Cc=Cd=2nF^{(3)}$	3.0	4.5	5.5	%
Max. Overlap between diagonal switches		$HF = 60kHz$ $Ca=Cb=Cc=Cd=2nF^{(3)}$	78 81		84	%
Brake before Make						
PDR_A / NDR_B				See	Table 1, bel	ow
PDR_C / NDR_D			See Table 1, below			ow

			DZ960)			OZ96	10i		
Parameter	Symbol	Test Conditions		Limits		Unit		Limits		Unit
			Min	Тур	Max		Min	Тур	Max	
Low Frequency Oscillato	r									
Initial accuracy	fosc	$LCT = 6.8nF, LPWM = 50k^{(2)}$	160	220	250	Hz	150	220	340	Hz
Supply										
SST current	I _{SST}		4.9	7.5	10	μΑ	4.9	6.0	12	μΑ
CTIMR current	I _{CTIMR}		2.2	3.3	4.5	μΑ	2.0	3.0	5.2	μΑ
Brake before Make										
PDR_A / NDR_B		HF = 60kHz	250	380	530	ns	250	380	565	ns
PDR_C / NDR_D		HF = 60kHz	250	380	520	ns	250	380	545	ns
Threshold										
Enable			1.35	1.50	1.65	V	1.25	1.50	1.65	V

Table 1. Low Frequency Oscillator, Supply and Brake before Make Specifications for OZ960 and OZ960I

Note (1)

CT: capacitor from CT (Pin 18) to ground RT: resistor from RT (Pin 17) to ground

Note (2)

LCT: capacitor from LCT (Pin 15) to ground LPWM: resistor from LPWM (Pin 13) to ground

Note (3)

Ca: capacitor from PDR_A (Pin 19) to VDDA Cb: capacitor from NDR_B (Pin 20) to ground Cc: capacitor from PDR_C (Pin 12) to VDDA Cd: capacitor from NDR_D (Pin 11) to ground

FUNCTIONAL INFORMATION

1. Steady-State Operation

Refer to the schematic shown in Figure 1, the OZ960 drives a full-bridge power train where the transformer couples the energy from the power source to the secondary CCFL load. The switches in the bridge denoted as QA, QB, QC and QD are configured such that QA and QB, QC and QD are turned on complementarily. The duration of QA and QD, QB and QC turn on simultaneously determines an amount of energy put into the transformer which in turn delivers to the CCFL. The current in CCFL is sensed via resistor R9 and regulated through the adjustment of the turn-on time for both diagonal switches. This is accomplished through an error amplifier in the current feedback loop. A voltage loop is also established to monitor the output voltage so that a programmable striking voltage is achieved. The OVP represents the peak-detect signal of the voltage on the output of the transformer. A softstart circuit ensures a gradual increase in the input and output power. The soft-start capacitor determines the rate of rise of the voltage on SST pin where the voltage level determines the ontime duration of QA and QD, QB and QC diagonal switches. This minimizes the surge impacts in circuit designs.

Apply enable signal to the ENA pin of the IC after the bias voltage applied to VDDA initiates the operation of the circuit. The output drives, include PDR_A, NDR_B, PDR_C and NDR_D put out a complementary square pulse. The frequency is determined by R4 and C5 where they are connected to RT and CT pins respectively. Initially, the energy converted from the power source to the CCFL is low due to the soft start function. It increases as soft start capacitor voltage increases linearly with time. The voltage at the secondary side of the transformer T1 correspondingly. increases This process continues until the CCFL current is detected and reaches a regulated value. The output of the error amplifier, CMP, follows the feedback signal, commands a proper switching among the four output drives to maintain current regulation. The operations of the four switches are implemented with zero-voltage-switching to provide a highefficiency power conversion.

In the case of open-lamp condition, the OZ960 provides a programmable striking-frequency intelligence to optimize the ignition scheme. This is implemented through resistor R5. Effectively, R5 is in parallel with R4 to yield a required striking frequency. In addition, the striking time is also programmable through the capacitor C8. Striking voltage, or the open-lamp voltage, is

regulated through a voltage feedback loop where output voltage is monitored. The signal, being sent to the OVP pin, commands the output drives to provide the desired output voltage. This design provides high degree of flexibility while maintaining OZ960 a very high integration device.

One protection feature needed is removing the lamp during normal operation. The OZ960 senses the missing current signal through current amplifier, it shuts off the output drives and stay in the latched mode. This is differentiated intelligently with turning on the inverter while CCFL is not connected. Recycle of the IC power is necessary to resume normal operation.

Dimming control: dimming control of the inverter is implemented by adjusting the amount of energy processed and delivered to the CCFL. A PWM burst-mode scheme is internally generated which provides 0% to 100% wide dimming control. An input analog voltage signal is fed into DIM pin and determines the dimming level of the CCFL. The burst-mode frequency is programmable through a capacitor C10 as shown in the schematic.

The OZ960 inverter operates in a constant frequency mode. This eliminates any undesired interference between inverter and LCD panels where the interference is usually associated with variable-frequency designs.

Symmetrical drive to the power transformer gives a very dynamic choice of selecting transformers. This vulnerable design offers flexibility to the system designers to choose transformer sources. There is no limitation to the gap-less transformer.

2. CCFL Ignition Time

Ignition time for CCFLs varies with CCFL length, diameter, module package and temperature. The OZ960 provides a flexible design where a capacitor is connected to CTIMR pin to determine the necessary striking time. An approximate of the timing calculation is:

T[second] = C[uF]

This capacitor remains reset at no charge if lamp is connected and at normal operation.

3. Protection

Open-lamp protection in the ignition period is provided through both OVP and CTIMR to ensure a rated voltage is achieved and a required timing is satisfied. Removal of the CCFL during normal operation will trigger the current amplifier output and shuts off the inverter. This is a latch function.

4. OVP

The OVP threshold is set at 2V nominal. When the output voltage reaches the threshold, it commands the PWM controller to maintain the driving level. This ensures that output gets sufficient striking voltage while operating the power transformer safely.

5. ENA

Applying positive TTL logic to the ENA pin enables the operation of the IC. The threshold of the ENA is set at 1.5V. Apply logic low to the ENA pin will disable the operation of the inverter. Toggle this signal allows the on/off tests for the inverter.

6. Soft-Start -- SST

The soft-start function is provided with a capacitor connected to SST pin. The soft-start time is not related to the striking time for the CCFL. It simply provides a rate of rise for the pulse width where diagonal switches are turned on. Normally, a 0.47uF capacitor is connected.

7. Error Amplifier

The CCFL current is regulated through this error amplifier. It also provides an intelligence of differentiating open-lamp striking versus removing the lamp during normal operation. The non-inverting reference is at 1.25V nominal.

8. Operating frequency

A resistor RT and a capacitor CT determine the operating frequency of OZ960. The frequency is calculated as:

$$f[kHz] = \frac{68.5 \cdot 10^4}{C_T[pF] \cdot R_T[k\Omega]}$$

The OZ960 also provides an optional striking frequency as desired. CCFL in a LCD module possesses parasitic that may require different

striking voltage and frequency. This add-on feature could optimally accomplish the ignition process so that the CCFL life could be extended. When RT1 is used, it is connected in parallel with RT during the ignition period.

9. Burst-Mode Dimming Control

The OZ960 integrates a burst-mode dimming function to perform a wide dimming control for the CCFLs. The burst-mode frequency is determined by a capacitor C10 connected to LCT pin. The frequency can be calculated approximately by:


$$f[Hz] = \frac{1496}{C_{LCT}[nF]}$$

The Dim pin compares with the triangle wave in LCT and yields a proper pulse width to modulate the CCFL current. This pulse can also be monitored through LPWM pin. The peak and valley of the LCT signal is 3V and 1V respectively.


10. Output Drives

The four output drives are designed so that switches QA and QB, QC and QD never turn on simultaneously. These include two NMOS and two PMOS transistors. The configuration prevents any shoot-through issue associated with bridge-type power conversion applications. Adjusting the overlap conduction between QA and QD, QB and QC, the CCFL current regulation is achieved. This overlap is also adjusted while the voltage applied from the battery varies. At a specific CCFL current, the input power is maintained almost constant.

PACKAGE INFORMATION (SSOP 150mil)




DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 INCH PER SIDE




DIM	MII	LIMETE	RS		INCHES	
	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.35	1.63	1.75	0.053	0.064	0.069
A1	0.10	0.15	0.25	0.004	0.006	0.010
A2			1.50			0.059
В	0.20		0.30	0.008		0.012
С	0.18		0.25	0.007		0.010
е	0.	635 BASI	С	0.	025 BASI	С
D	8.56	8.66	8.74	0.337	0.341	0.344
E	5.79	5.99	6.20	0.228	0.236	0.244
E1	3.81	3.91	3.99	0.150	0.154	0.157
L	0.41	0.635	1.27	0.016	0.025	0.050
h	0.25		0.50	0.010		0.020
ZD	1	.4732 RE	F	().058 REF	-
R1	0.20		0.33	0.008		0.013
R	0.20			0.008		
θ	0°		8°	0°		8°
θ1	0°			0°		
θ2	5°	10°	15°	5°	10°	15°
JEDEC	MO-137 (AD)					

PACKAGE INFORMATION (SOP 300mil)




NOTES:

- 1. REFER TO JEDEC STD. MS-013 AC.
 2. DIMENSIONS "D" DOSE NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15mm (6mil) PER SIDE.
 3. DIMENSIONS "E" DOSE NOT INCLUDE INTERLEAD FLASH OR PROTURSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm (10mil) PER SIDE.
- 4. CONTROLLING DIMENSION: MILLIMETER



SYMBOL		MM		MIL				
	MIN	NOM	MAX	MIN	NOM	MAX		
Α	2.36	2.54	2.64	93	100	104		
A1	0.10	0.20	0.30	4	8	12		
b	0.35	0.406	0.48	14	16	19		
С	0.23	0.254	0.31	9	10	12		
D	12.60	12.80	13.00	496	504	512		
E	7.40	7.50	7.60	291	295	299		
е	,	1.27 BSC			50 BSC			
Н	10.00	10.31	10.65	394	406	419		
h	0.25	0.66	0.75	10	26	30		
L	0.51	0.76	1.02	20	30	40		
Υ			0.075			3		
θ	0°		8°	0°		8°		

PACKAGE INFORMATION (DIP 300mil)



NOTES:

- 1. JEDEC OUTLINE: MS-001 AD
- 2. "D", "E" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH
- 3. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
 4. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
- 5. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MINIMUM.
- 6. DATUM PLANE H COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

OZ960

IMPORTANT NOTICE

No portion of O_2 Micro specifications/datasheets or any of its subparts may be reproduced in any form, or by any means, without prior written permission from O_2 Micro.

 O_2 Micro and its subsidiaries reserve the right to make changes to their datasheets and/or products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

 O_2 Micro warrants performance of its products to the specifications applicable at the time of sale in accordance with O_2 Micro's standard warranty. Testing and other quality control techniques are utilized to the extent O_2 Micro deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Copyright © 2002, O₂Micro International Limited