DESCRIPTION

The CM3406 is a monolithic step-down switch mode converter with a built-in internal power MOSFET. It achieves 1.5A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown. The CM3406 requires a minimum number of readily available standard external components.

FEATURES

- 1.5A Continuous Output Current
- 0.2Ω Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- Up to 95% Efficiency
- 20μA Shutdown Mode
- Fixed 210KHz Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Wide 4.75V to 22V Operating Input Range
- Output Adjustable from 1.23V to 18V
- Programmable Under Voltage Lockout
- Available in 8-Pin SO and PDIP Packages

APPLICATIONS

- Distributed Power Systems
- Battery Chargers
- Pre-Regulator for Linear Regulators

*MPS* and “The Future of Analog IC Technology” are Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION

![Efficiency vs Load Current](CM3406_EC011)

VIN = 12V

VOUT = 5V

VOUT = 3.3V

VOUT = 2.5V
**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM3406DP</td>
<td>PDIP8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CM3406DS</td>
<td>SOIC8</td>
<td>CM3406DS</td>
<td>–40°C to +85°C</td>
</tr>
</tbody>
</table>

* FOR LEAD FREE, ADD SUFFIX –LF (EG. CM3406DP–LF)
** For Tape & Reel, add suffix –Z (eg. CM3406DS–Z)
For Lead Free, add suffix –LF (eg. CM3406DS–LF–Z)

**PACKAGE REFERENCE**

**ABSOLUTE MAXIMUM RATINGS**

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX)$, the junction-to-ambient thermal resistance $\theta_JA$, and the ambient temperature $TA$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $PD(MAX) = (T_J(MAX) - TA)/\theta_JA$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.

**Thermal Resistance**

<table>
<thead>
<tr>
<th>Package</th>
<th>$\theta_{JA}$</th>
<th>$\theta_{JC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDIP8</td>
<td>.95</td>
<td>55°C/W</td>
</tr>
<tr>
<td>SOIC8</td>
<td>1.05</td>
<td>50°C/W</td>
</tr>
</tbody>
</table>

Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX)$, the junction-to-ambient thermal resistance $\theta_JA$, and the ambient temperature $TA$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $PD(MAX) = (T_J(MAX) - TA)/\theta_JA$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
### ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $T_A = +25^\circ C$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Feedback Voltage</td>
<td>$V_{FB}$</td>
<td>$4.75V \leq V_{IN} \leq 22V$</td>
<td>1.195</td>
<td>1.230</td>
<td>1.265</td>
<td>V</td>
</tr>
<tr>
<td>Upper Switch On Resistance</td>
<td>$R_{ONU}$</td>
<td></td>
<td>0.2</td>
<td></td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td>Lower Switch On Resistance</td>
<td>$R_{OL}$</td>
<td></td>
<td>12</td>
<td></td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td>Upper Switch Leakage</td>
<td>$I_{L,U}$</td>
<td>$V_{EN} = 0V$, $V_{SW} = 0V$</td>
<td></td>
<td>10</td>
<td></td>
<td>$\mu A$</td>
</tr>
<tr>
<td>Current Limit</td>
<td>$I_{L,LIM}$</td>
<td>2.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current Sense Transconductance</td>
<td>$G_{CS}$</td>
<td></td>
<td>1.85</td>
<td></td>
<td></td>
<td>A/V</td>
</tr>
<tr>
<td>Output Current to Comp Pin Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Error Amplifier Voltage Gain</td>
<td>$A_{VEA}$</td>
<td></td>
<td>400</td>
<td></td>
<td></td>
<td>V/V</td>
</tr>
<tr>
<td>Error Amplifier Transconductance</td>
<td>$G_{EA}$</td>
<td>$\Delta I_C = \pm 10\mu A$</td>
<td>450</td>
<td>700</td>
<td>1000</td>
<td>$\mu A/V$</td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>$f_S$</td>
<td></td>
<td>210</td>
<td></td>
<td></td>
<td>KHz</td>
</tr>
<tr>
<td>Short Circuit Frequency</td>
<td></td>
<td>$V_{FB} = 0V$</td>
<td></td>
<td>130</td>
<td></td>
<td>KHz</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td></td>
<td>$V_{FB} = 1.0V$</td>
<td></td>
<td>90</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Minimum Duty Cycle</td>
<td></td>
<td>$V_{FB} = 1.5V$</td>
<td></td>
<td>0</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Enable Threshold</td>
<td>$I_{CC}$</td>
<td>$I_{CC} &gt; 100\mu A$</td>
<td>0.7</td>
<td>1.0</td>
<td>1.3</td>
<td>V</td>
</tr>
<tr>
<td>Enable Pull Up Current</td>
<td></td>
<td>$V_{EN} = 0V$</td>
<td>1.0</td>
<td>1.2</td>
<td></td>
<td>$\mu A$</td>
</tr>
<tr>
<td>Under Voltage Lockout Threshold Rising</td>
<td></td>
<td></td>
<td>2.37</td>
<td>2.50</td>
<td>2.62</td>
<td>V</td>
</tr>
<tr>
<td>Under Voltage Lockout Threshold Hysteresis</td>
<td></td>
<td></td>
<td>210</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>Supply Current (Shutdown)</td>
<td></td>
<td>$V_{EN} \leq 0.4V$</td>
<td>20</td>
<td>35</td>
<td></td>
<td>$\mu A$</td>
</tr>
<tr>
<td>Supply Current (Quiescent)</td>
<td></td>
<td>$V_{EN} \geq 3.0V$, $V_{FB} = 1.4V$</td>
<td>0.9</td>
<td>1.1</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Thermal Shutdown</td>
<td></td>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td>$^\circ C$</td>
</tr>
</tbody>
</table>

**Note:**

5) Guaranteed by design.
## PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC</td>
<td>No Connect. Open, not used.</td>
</tr>
<tr>
<td>2</td>
<td>BS</td>
<td>Bootstrap (C5). This capacitor is needed to drive the power switch’s gate above the supply voltage. It is connected between SW and BS pins to form a floating supply across the power switch driver. The voltage across C5 is about 5V and is supplied by the internal +5V supply when the SW pin voltage is low.</td>
</tr>
<tr>
<td>3</td>
<td>IN</td>
<td>Supply Voltage. The CM3406 operates from a +4.75V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input.</td>
</tr>
<tr>
<td>4</td>
<td>SW</td>
<td>Switch. This connects the inductor to either IN through M1 or to GND through M2.</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to prevent switching current spikes from inducing voltage noise into the part.</td>
</tr>
<tr>
<td>6</td>
<td>FB</td>
<td>Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 700mV.</td>
</tr>
<tr>
<td>7</td>
<td>COMP</td>
<td>Compensation. This node is the output of the transconductance error amplifier and the input to the current comparator. Frequency compensation is done at this node by connecting a series R-C to ground.</td>
</tr>
<tr>
<td>8</td>
<td>EN</td>
<td>Enable/UVLO. There is about 7V internal zener connected between EN and GND as block diagram shows. The zener has 10mA maximum current rating. A voltage greater than 2.62V enables operation. Leave EN unconnected if unused. An Under Voltage Lockout (UVLO) function can be implemented by the addition of a resistor divider from V_{in} to GND. For complete low current shutdown it’s the EN pin voltage needs to be less than 700mV.</td>
</tr>
</tbody>
</table>
APPLICATION INFORMATION

COMPONENT SELECTION

Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

\[
V_{FB} = \frac{R_2}{R_1+R_2} \times V_{OUT}
\]

Where \(V_{FB}\) is the feedback voltage and \(V_{OUT}\) is the output voltage.

Thus the output voltage is:

\[
V_{OUT} = 1.23 \times \frac{R_1+R_2}{R_2}
\]

R2 can be as high as 100kΩ, but a typical value is 10kΩ. Using that value, R1 is determined by:

\[
R_1 = 8.18 \times (V_{OUT} - 1.23)
\]

For example, for a 3.3V output voltage, R2 is 10kΩ, and R1 is 17kΩ.

Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

\[
L = \frac{V_{OUT}}{f_S \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
\]

Where \(f_S\) is the switching frequency, \(\Delta I_L\) is the peak-to-peak inductor ripple current and \(V_{IN}\) is the input voltage.
Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

\[ I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \]

Where \( I_{LOAD} \) is the load current.

**Output Rectifier Diode**
The output rectifier diode supplies the current to the inductor when the high-side switch is off. To reduce losses due to the diode forward voltage and recovery times, use a Schottky diode.

Choose a diode whose maximum reverse voltage rating is greater than the maximum input voltage, and whose current rating is greater than the maximum load current.

**Input Capacitor**
The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice.

Since the input capacitor (C1) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

\[ I_{C1} = I_{LOAD} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \]

The worst-case condition occurs at \( V_{IN} = 2V_{OUT} \), where:

\[ I_{C1} = \frac{I_{LOAD}}{2} \]

For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1\( \mu \)F, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

\[ \Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \]

**Output Capacitor**
The output capacitor is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

\[ \Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C2}\right) \]

Where \( R_{ESR} \) is the equivalent series resistance (ESR) value of the output capacitor and \( C2 \) is the output capacitance value.

In the case of ceramic capacitors, the output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

\[ \Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s \times L \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \]

Where \( L \) is the inductor value.

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

\[ \Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \]

The characteristics of the output capacitor also affect the stability of the regulation system. The CM3406 can be optimized for a wide range of capacitance and ESR values.

**Compensation Components**
The CM3406 employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP pin is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system.
The DC gain of the voltage feedback loop is:

\[ A_{VDC} = R_{LOAD} \times G_{CS} \times A_{VEA} \times \frac{V_{FB}}{V_{OUT}} \]

Where \( R_{LOAD} \) is the load resistor value, \( G_{CS} \) is the current sense transconductance and \( A_{VEA} \) is the error amplifier voltage gain.

The system has two poles of importance. One is due to the compensation capacitor (C3) and the output resistor of error amplifier, and the other is due to the output capacitor and the load resistor. These poles are located at:

\[ f_{p1} = \frac{G_{EA}}{2\pi \times C3 \times A_{VEA}} \]
\[ f_{p2} = \frac{1}{2\pi \times C2 \times R_{LOAD}} \]

Where \( G_{EA} \) is the error amplifier transconductance.

The system has one zero of importance, due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

\[ f_{z1} = \frac{1}{2\pi \times C3 \times R3} \]

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero, due to the ESR and capacitance of the output capacitor, is located at:

\[ f_{ESR} = \frac{1}{2\pi \times C2 \times R_{ESR}} \]

In this case, a third pole set by the compensation capacitor (C6) and the compensation resistor (R3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

\[ f_{p3} = \frac{1}{2\pi \times C6 \times R3} \]

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is important.

Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system unstable. A good rule of thumb is to set the crossover frequency to below one-tenth of the switching frequency.

To optimize the compensation components, the following procedure can be used:

1. Choose the compensation resistor (R3) to set the desired crossover frequency. Determine the R3 value by the following equation:

\[ R3 = \frac{2\pi \times C2 \times f_c \times V_{OUT}}{G_{EA} \times G_{CS} \times V_{FB}} \]

Where \( f_c \) is the desired crossover frequency, which is typically less than one tenth of the switching frequency.

2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, \( f_{z1} \), to below one forth of the crossover frequency provides sufficient phase margin. Determine the C3 value by the following equation:

\[ C3 > \frac{4}{2\pi \times R3 \times f_c} \]

Where, R3 is the compensation resistor value.

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency, or the following relationship is valid:

\[ \frac{1}{2\pi \times C2 \times R_{ESR}} < \frac{f_{S}}{2} \]

If this is the case, then add the second compensation capacitor (C6) to set the pole \( f_{p3} \) at the location of the ESR zero. Determine the C6 value by the equation:

\[ C6 = \frac{C2 \times R_{ESR}}{R3} \]
PACKAGE INFORMATION

PDIP8

SOIC8

NOTE:
1) Control dimension is in inches. Dimension in bracket is millimeters.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.