

Compal Confidential

PAWGC/D Schematics Document

AMD APU Ontario-FT1 + FCH Hudson-M1 + GPU Roberson XT

2010-11-10


REV:1.0

CIT RD Only

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA6755P/7P	Rev 1.0
				Date:	Tuesday, November 30, 2010	Sheet 1 of 48

For PAWGC
 1. POWER BOARD
 2. Card Reader BOARD

For PAWGD
 1. POWER BOARD
 2. Card reader BOARD
 3. 4*LED+SW(3pin)
 +SW(4pin) BOARD
 4. ODD BOARD



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				LA6755P/7P		
				Date:	Tuesday, November 30, 2010	Sheet 2 of 48

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	15H	EMC1412-2 (dGPU)	1111-100xb	F8H
			EMC1403-2(DDR,WLAN)	1001-101xb	9AH
			SB-TSI	1001-100xb	98H

SM Bus Controller 0

(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

SM Bus Controller 1

(FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	Left USB1
Port1	USB Camera
Port2	Left (Combo)
Port3	Left USB2
Port4	Right USB
Port5	BT
Port6	CardReader
Port7	Mini-PCIE
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List

APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	eSATA
SATA3	NC
SATA4	NC
SATA5	NC

BOM Structure


UMA@ : UMA only
 PX@ : DIS muxluss
 - PX3@ : PX3.0 only
 - BACO@ : Baco only

GIGA@ : AR8151
 8152@ : AR8152
 CMOS@ : USB camera
 HDMI@ : HDMI function
 nonHDMI@ : w/o HDMI function
 ESATA@ : eSATA function
 BT@ : BT function
 ME@ : ME components
 X76@, H1G@, H512@, S1G@, S512@ : VRAM
 45@ : 45 Level
 HWM@ : hardware monitor function
 nonHWM@ : w/o hardware monitor function

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size B	Document Number	Date		Rev
	LA6755P/7P	Tuesday, November 30, 2010		1.0
			Sheet 3	of 48

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON





BACO option :

PE_GPIO0 : High ->Normal operation (dGPU is not reset on BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)


dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A







Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/07/14	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				dGPU Block Diagram				
Size B	Document Number			Rev	1.0			
Date: Tuesday, November 30, 2010			Sheet		4 of 48			



Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	FT1 CTRL/DP/CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custort	LA6755P/P7	Tuesday, November 30, 2010		1.0
			1	5 of 48


















DDR SYSTEM MEMORY




Place within 1000 mils to APU 20100526

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title FT1 DDRIII/UMI/PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA6755P/7P
Date:	Tuesday, November 30, 2010	Rev	1.0	Sheet	6 of 48






(330uF 6.3V 4.2L_ESR17m)*1=(SF000002Z00) (S ELE CAP 330U 6.3V M 6.3X5.9 LESR15M VU)*1=(SF000002000) 20100813

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	P07-FT1 PWR/VSS
				Document Number	LA6755P/7P
				Date	Tuesday, November 30, 2010
				Sheet	7 of 48
				Rev	1.0






DDR3 SO-DIMM A
Reverse Type

- DDR A D[0..63] → DDR_A_D[0..63] (6,9)
- DDR A MA[0..15] → DDR_A_MA[0..15] (6,9)
- DDR A DM[0..7] → DDR_A_DM[0..7] (6,9)




Security Classification		Compal Secret Data		Title		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.		
				DDR3 SODIMM-I Socket		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				LA6755P/7P		
				Date: Tuesday, November 30, 2010	Sheet 8 of 48	








Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.
				DDR3 SODIMM-II Socket
Size	Document Number	Customer	Rev	
	LA6755P/7P		1.0	
Date:	Tuesday, November 30, 2010	Sheet	9	of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


LCD POWER CIRCUIT



- (5) EDID_CLK EDID_CLK
- (5) EDID_DATA EDID_DATA
- (5) LVDS_A0 LVDS_A0
- (5) LVDS_A0# LVDS_A0#
- (5) LVDS_A1 LVDS_A1
- (5) LVDS_A1# LVDS_A1#
- (5) LVDS_A2 LVDS_A2
- (5) LVDS_A2# LVDS_A2#
- (5) LVDS_ACLK LVDS_ACLK
- (5) LVDS_ACLK# LVDS_ACLK#










CMOS Camera








Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	LA6755P/7P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Rev 1.0	
				Date:	Tuesday, November 30, 2010
				Sheet	10 of 48

(5) HDMI_CLKP	R513	1	HDMI@	2	0.0402_5%	HDMI_CLK+_CONN
(5) HDMI_CLKN	R514	1	HDMI@	2	0.0402_5%	HDMI_CLK-_CONN
(5) HDMI_TX0P	R515	1	HDMI@	2	0.0402_5%	HDMI_TX0+_CONN
(5) HDMI_TX0N	R516	1	HDMI@	2	0.0402_5%	HDMI_TX0-_CONN
(5) HDMI_TX1P	R517	1	HDMI@	2	0.0402_5%	HDMI_TX1+_CONN
(5) HDMI_TX1N	R518	1	HDMI@	2	0.0402_5%	HDMI_TX1-_CONN
(5) HDMI_TX2P	R519	1	HDMI@	2	0.0402_5%	HDMI_TX2+_CONN
(5) HDMI_TX2N	R520	1	HDMI@	2	0.0402_5%	HDMI_TX2-_CONN




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Connector		
				Size	Document Number	Rev
				Custom	LA6755P/7P	1.0
				Date:	Tuesday, November 30, 2010	Sheet 11 of 48




AMD check list update
20101110

Security Classification		Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			Compal Electronics, Inc.		
CRT Connector			Rev 1.0		
Size	Document Number	LA6755P/7P		Rev 1.0	
Custom	Date:	Tuesday, November 30, 2010	Sheet	12	of 48



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	FCH PCIE/PCI/ACPI/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custom	LA6755P/7P	Tuesday, November 30, 2010		1.0	
				Sheet 13 of 48	



BOARD Config.	GPIO189	GPIO190	GPIO191	Function
	0	0	0	UMA
	1	0	0	DIS
	0	1	0	PX3
	1	1	0	PX4
	x	x	1	w/o HDMI

Security Classification	Issued Date	Deciphered Date	2012/06/30
21807-A11-HUDSON-M1_FCBGA605	2010/06/30		

EC_PWM3	EC_PWM2	ROM TYPE
x	0	SPI ROM *
x	x	Reserved
0	0	Reserved
0	x	LPC ROM

Security Classification: 21807-A11-HUDSON-M1_FCBGA605

Compal Secret Data

Issued Date: 2010/06/30

Deciphered Date: 2012/06/30

Title: FCH HDA/USB/ACPI

Size: Custom



Document Number: LA6755P/7P

Date: Tuesday, November 30, 2010


Sheet: 14 of 48

Rev: 1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND IS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
				FCH-SATA/SPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA6755P/7P
				Date:	Tuesday, November 30, 2010
				Sheet	15 of 48
				Rev	1.0



REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB				
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	Reserved	internal EC ENABLE	Internal CLKGEN Mode DEFAULT				
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP	CLKGEN Mode Internal	internal EC DISABLE	External CLKGEN Mode				




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved

Check AD29,AD28 strap function

check default



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title FCH-VSS/Strap		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA6755P/7P	Rev 1.0
				Date: Tuesday, November 30, 2010	Sheet 17	of 48

(6) PCIE_CTX_GRX_P[3..0]
 (6) PCIE_CTX_GRX_N[3..0]

PCIE_CTX_GRX_P[3..0]
 PCIE_CTX_GRX_N[3..0]

PCIE_CTX_GRX_P0 AF30
 PCIE_CTX_GRX_N0 AE31
 PCIE_CTX_GRX_P1 AE29
 PCIE_CTX_GRX_N1 AD28
 PCIE_CTX_GRX_P2 AD30
 PCIE_CTX_GRX_N2 AC31
 PCIE_CTX_GRX_P3 AC29
 PCIE_CTX_GRX_N3 AB28
 AB30
 AA29
 Y30
 W31
 W29
 V28
 V30
 U31
 U29
 T28
 T30
 R31
 R29
 P28
 P30
 N31
 N29
 M28
 M30
 L31
 L29
 K30

U8A

PCI EXPRESS INTERFACE

PCIE_RX0P
 PCIE_RX0N
 PCIE_RX1P
 PCIE_RX1N
 PCIE_RX2P
 PCIE_RX2N
 PCIE_RX3P
 PCIE_RX3N
 PCIE_RX4P
 PCIE_RX4N
 PCIE_RX5P
 PCIE_RX5N
 PCIE_RX6P
 PCIE_RX6N
 PCIE_RX7P
 PCIE_RX7N
 PCIE_RX8P
 PCIE_RX8N
 PCIE_RX9P
 PCIE_RX9N
 PCIE_RX10P
 PCIE_RX10N
 PCIE_RX11P
 PCIE_RX11N
 PCIE_RX12P
 PCIE_RX12N
 PCIE_RX13P
 PCIE_RX13N
 PCIE_RX14P
 PCIE_RX14N
 PCIE_RX15P
 PCIE_RX15N
 CLOCK
 PCIE_REFCLKP
 PCIE_REFCLKN
 PWRGOOD
 PERSTB

PCIE_CRX_GTX_P[3..0]
 PCIE_CRX_GTX_N[3..0]

AH30 PCIE_CRX_C_GTX_P0 0.1U_0402 10V7K 2 1 C273 PX@ PCIE_CRX_GTX_P0
 AG31 PCIE_CRX_C_GTX_N0 0.1U_0402 10V7K 2 1 C272 PX@ PCIE_CRX_GTX_N0
 AG29 PCIE_CRX_C_GTX_P1 0.1U_0402 10V7K 2 1 C274 PX@ PCIE_CRX_GTX_P1
 AF28 PCIE_CRX_C_GTX_N1 0.1U_0402 10V7K 2 1 C275 PX@ PCIE_CRX_GTX_N1
 AF27 PCIE_CRX_C_GTX_P2 0.1U_0402 10V7K 2 1 C276 PX@ PCIE_CRX_GTX_P2
 AF26 PCIE_CRX_C_GTX_N2 0.1U_0402 10V7K 2 1 C277 PX@ PCIE_CRX_GTX_N2
 AD27 PCIE_CRX_C_GTX_P3 0.1U_0402 10V7K 2 1 C278 PX@ PCIE_CRX_GTX_P3
 AD26 PCIE_CRX_C_GTX_N3 0.1U_0402 10V7K 2 1 C279 PX@ PCIE_CRX_GTX_N3
 AC25
 AB25
 Y23
 Y24
 AB27
 AB26
 Y27
 Y26
 W24
 W23
 V27
 U26
 U24
 U23
 T26
 T27
 T24
 T23
 P27
 P26
 P24
 P23
 M27
 M26
 M24
 M23
 Y22 1.27K 0402 1% PX@ 2 R298
 AA22 2K 0402 5% PX@ 1 R300

PCIE_CRX_GTX_P[3..0] (6)
 PCIE_CRX_GTX_N[3..0] (6)

U8F



LVDS CONTROL
 VARY_BL DIGON
 AB11
 AB12
 TXCLK_UP_DPF3P AH20
 TXCLK_UN_DPF3N AJ19
 TXOUT_U0P_DPF2P AL21
 TXOUT_U0N_DPF2N AK20
 TXOUT_U1P_DPF1P AH22
 TXOUT_U1N_DPF1N AJ21
 TXOUT_U2P_DPF0P AL23
 TXOUT_U2N_DPF0N AK22
 TXOUT_U3P AK24
 TXOUT_U3N AJ23
 LVTMDP
 TXCLK_LP_DPE3P AL15
 TXCLK_LN_DPE3N AK14
 TXOUT_L0P_DPE2P AH16
 TXOUT_L0N_DPE2N AJ15
 TXOUT_L1P_DPE1P AL17
 TXOUT_L1N_DPE1N AK16
 TXOUT_L2P_DPE0P AH18
 TXOUT_L2N_DPE0N AJ17
 TXOUT_L3P AL19
 TXOUT_L3N AK18

216-0774207-A11ROB_FCBGA631
 PX@

LVDS

(13) CLK_PCIE_VGA
 (13) CLK_PCIE_VGA#










CLK_PCIE_VGA AK30
 CLK_PCIE_VGA# AK32



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RobsonXT-S3 PCIE/LVDS	
Size	B	Document Number	LA6755P/7P	Rev	1.0
Date:	Tuesday, November 30, 2010	Sheet	18	of	48

TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)

change from SM01000900 to SD02800080
20101012



CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

Internal pull down


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCI FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCI TRANSMITTER DE-EMPHASIS ENABLED	0
RSVD	GPIO2	0 : 2.5GT/s ; 1 : 5.0GT/s, internal PD.	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H2SYNC		0
RSVD	GENERICC		0
AUD[0]	HSYNC	AUD[0] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8




Security Classification	Compal Secret Data	2012/06/30	2012/06/30
Issued Date	2010/06/30	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title RobsonXT-S3 Main Generic/MSIC	
Size	Document Number LA675P7/P	Rev	1.0
Date:	Tuesday, November 30, 2010	ISheet	19 of 48




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RobsonXT-S3 BACO
Size B	Document Number	LA6755P/7P		Rev 1.0
Date:	Tuesday, November 30, 2010	Sheet	20 of 48	

+3.3VS TO +3.3VGS

For VGA power sequence
20100816




+VGA_PCIE TO +1.0VGS





+1.5V TO +1.5VGS


Need to pop for BACO function
Should be unpop for PX3.0
20100728




+1.8VS TO +1.8VGS



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
				RobsonXT-S3 DC Interface		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number LA6755P/7P		Rev 1.0
				Date: Tuesday, November 30, 2010	Sheet 21 of 48	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title RobsonXT-S3 DP PWR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA6755P/7P	Rev 1.0
				Date: Tuesday, November 30, 2010	Sheet 22	of 48





Source	dist.	0.1u	1u	10u
1.5VGS	VDDR1	10	10	5
1.8VGS	PCIE_VDDR	2	3	1
VGA_core	PCIE_VDDC	7	1	
	VDDC		25	6
	VDDCI		6	2




+VGA_COREP
 330u DZE 2.5V 1.0RM
 preserve a 330u capacitor for PWR rquest
 20100920

- (25) M_DA[63..0] M_DA[63..0]
- (25) M_MA[13..0] M_MA[13..0]
- (25) M_DQM[7..0] M_DQM[7..0]
- (25) M_DQS[7..0] M_DQS[7..0]
- (25) M_DQS#[7..0] M_DQS#[7..0]


- M_DA0 K27
- M_DA1 J29
- M_DA2 H30
- M_DA3 H32
- M_DA4 G29
- M_DA5 F28
- M_DA6 F32
- M_DA7 F30
- M_DA8 C30
- M_DA9 F27
- M_DA10 A28
- M_DA11 C28
- M_DA12 E27
- M_DA13 G26
- M_DA14 D26
- M_DA15 F25
- M_DA16 A25
- M_DA17 C25
- M_DA18 E25
- M_DA19 D24
- M_DA20 E23
- M_DA21 F23
- M_DA22 D22
- M_DA23 F21
- M_DA24 E21
- M_DA25 D20
- M_DA26 F19
- M_DA27 A19
- M_DA28 D18
- M_DA29 F17
- M_DA30 A17
- M_DA31 C17
- M_DA32 E17
- M_DA33 D16
- M_DA34 F15
- M_DA35 A15
- M_DA36 D14
- M_DA37 F13
- M_DA38 A13
- M_DA39 C13
- M_DA40 E13
- M_DA41 A11
- M_DA42 C11
- M_DA43 F11
- M_DA44 A9
- M_DA45 C9
- M_DA46 F9
- M_DA47 D8
- M_DA48 E7
- M_DA49 A7
- M_DA50 C7
- M_DA51 F7
- M_DA52 A5
- M_DA53 E5
- M_DA54 C3
- M_DA55 E1
- M_DA56 G7
- M_DA57 G6
- M_DA58 G1
- M_DA59 G3
- M_DA60 J6
- M_DA61 J1
- M_DA62 J3
- M_DA63 J5



Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512MB PN:SA000032460	1	0	0
Hynix 1GB PN:SA00003VS20	1	0	1
Samsung 512MB PN:SA000035700	0	1	0
Samsung 1GB PN:SA00003MQ20	0	1	1






Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title RobsonXT-S3 MEM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA6755P/7P
				Date:	Tuesday, November 30, 2010
				Sheet	24 of 48
				Rev	1.0

- (24) M_DA[63..0] M_DA[63..0]
- (24) M_MA[13..0] M_MA[13..0]
- (24) M_DQM[7..0] M_DQM[7..0]
- (24) M_DQS[7..0] M_DQS[7..0]
- (24) M_DQS#[7..0] M_DQS#[7..0]





VRAM P/N :
 Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
 Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
 update VRAM PN 0619 update

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	RobsonXT-S3 VRAM	
Size	C	Document Number	LA6755P/7P	Rev	1.0
Date:	Tuesday, November 30, 2010	ISheet	25	of	48



Power On strapping

Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED2	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--





8152 no mount MDI3+,MDI3-,MDI2-,MDI2+ resistor and cap

	Pin4	Configure		Pin23	Configure
		R657	C796		
AR8152	VDDCT_REG		*	CLKREQn	*
AR8151	CLKREQn	*		LED [2]	


Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
		2012/06/30

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	LAN-AR8151/8152	
Size Custom	Document Number	Rev
	LA6755P/7P	1.0
Date:	Tuesday, November 30, 2010	Sheet 26 of 48








RJ45 Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA6755P/7P	
				Date:	Tuesday, November 30, 2010
				Sheet	27 of 48
				Rev	1.0


CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
 An integrated 5 V to 3.3 V Low-dropout
 voltage regulator (LDO).
 An integrated 3.3 V to 1.8V Low-dropout
 voltage regulator (LDO).





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA6755P/7P
				Rev 1.0
Date: Tuesday, November 30, 2010		Sheet 28 of 48		




SMSC thermal sensor placed near by VRAM




Change from SA000029210 to SA000046C00 for main source




REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"



SATA HDD Conn.




ODD Power Control





Security Classification		Compal Secret Data		Title		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	HDD/ODD/EMC1403/FAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				LA6755P/7P		
				Date:	Tuesday, November 30, 2010	
				Sheet	29 of 48	

Mini-Express Card for WLAN/WiMAX(Half)














**Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.**





LPC_FRAME#_R	R720	1	0.0402_5%	LPC_FRAME#	LPC_FRAME# (13,31)
LPC_AD3_R	R721	1	0.0402_5%	LPC_AD3	LPC_AD3 (13,31)
LPC_AD2_R	R722	1	0.0402_5%	LPC_AD2	LPC_AD2 (13,31)
LPC_AD1_R	R723	1	0.0402_5%	LPC_AD1	LPC_AD1 (13,31)
LPC_AD0_R	R724	1	0.0402_5%	LPC_AD0	LPC_AD0 (13,31)
PCI_RST#_R	R725	1	0.0402_5%	PCI_RST#	PCI_RST# (13)
CLK_PCI_DB				CLK_PCI_DB	CLK_PCI_DB (13)



ENE UPDATE 08/10/21







ID	BRD ID	R900	R901	Vab
0	R10 MP	x	0	0V
1	R03 PVT	100K	8.2K	0.25V
2	R02 DVT	100K	18K	0.5V
3	R01 EVT	100K	33K	0.82V









Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30			Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document Number	LA6755P/7P			Rev	1.0
Date	Tuesday, November 30, 2010			Sheet	31 of 48	



**FOR EC 128KB SPI ROM
(150mil PACKAGE)
SA00003FL10
SA00003JD00**



Security Classification		Compal Secret Data		Compal Electronics, Inc. EC SPI ROM/LPC Debug Conn.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA6755P/7P
				Date:	Tuesday, November 30, 2010
				Sheet	32 of 48
				Rev	1.0




USB
A+ = RXP
A- = RXN
B- = TXN
B+ = TXP




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB/BT/eSATA	
Size	Document Number	Rev		Date	
Custom	LA6755P/7P	1.0		Tuesday, November 30, 2010	
				Sheet 33 of 48	

ON/OFF switch





Power Button Board Conn. 8pin




EMI REQUEST 1ST = SCA00000E00
2ST = SCA00000R00








Card Reader/Audio Jack SB CONN



Right USB Conn.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Other IO/USB (right)
Size Custom	Document Number	LA6755P/7P		Rev 1.0
Date:	Tuesday, November 30, 2010	Sheet	34	of 48




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Size	Document Number	Rev		
Custom	LA6755P/7P	1.0		
Date:	Tuesday, November 30, 2010	Sheet	35 of 48	

DC030006J00



Precharge detector
15.97V/14.84V FOR
ADAPTOR







ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V


PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
		2012/06/30

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc. BATTERY CONN/OTP		
Title	BATTERY CONN/OTP	
Size	Document Number	Rev
Custom	PAWGC	0.1
Date:	Tuesday, November 30, 2010	Sheet 37 of 47



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV



DIS CP mode (65W*85%)
 $V_{aLim}=2.39 \cdot ((2.2K/152K) + (2.2K/152K + 21K/152K)) = 0.25136V$
 $input = (1/0.02) \cdot ((0.05 \cdot V_{aLim}) / 2.39 + 0.05)$
 where $V_{aLim} = 0.25136V$, $input = 2.76293A$
PR328=21K
PR331=2.2K
PR302=20mohm

UMA CP mode (40W*85%)
 $V_{aLim} = 2.39 \cdot ((31.6K/152K) / (31.6K/152K + 12.1K/152K)) = 1.6731V$
 $input = (1/0.05) \cdot ((0.05 \cdot V_{aLim}) / 2.39 + 0.05)$
 where $V_{aLim} = 1.6731V$, $input = 1.7A$
PR328=12.1K(SD034121280)
PR331=31.6K(SD034316280)
PR302=50mohm(SD0000C110)

4cell : VDD
3cell : GND

Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				PAWGC
				Rev 0.1
				Date: Tuesday, November 30, 2010 Sheet 38 of 47

Note:
 Use TPS51125 IC can remove RTC referenece LDO
 Use TPS51427 IC must keep RTC referenece LDO




+5VALWP
 Iocp=19.306A

+3.3VALWP
 Iocp=5.81A


TONSEL=VREF (1) SMPs1=300KHZ (+5VALWP)
 (2) SMPs2=375KHZ (+3VALWP)

Security Classification		Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc. 3VALWP/5VALWP		
Title	Document Number	Rev
Size Custom	PAWGC	0.1
Date:	Tuesday, November 30, 2010	Sheet 39 of 47





+1.1VALWP
I_{ocp}=7.21A



+1.0VSP
I_{ocp}=14.74A



Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
		2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc. +1.1VALWP/+1.0VSP		
Title	Document Number	Rev
	PAWGC	0.1
Date:	Tuesday, November 30, 2010	Sheet 40 of 47







+1.5VP
I_{ocp}=15.6A

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PAWGC	
				Date:	Tuesday, November 30, 2010
				Sheet	41 of 47
				Rev	0.1



Security Classification	Compal Secret Data			Compal Electronics, Inc. 0.75VP/1.8VP		
Issued Date	2010/06/30	Deciphered Date	2012/06/30			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				PAWGC 0.1		
				Date:	Tuesday, November 30, 2010	Sheet 42 of 47





VGA_PCIE	1.0V	1.1 V
PR828	4.53K	3K

VGA_PWRSEL0	VGA_PWRSEL1	Robson XT
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.9V
1	0	0.95V
0	0	1.12 V

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	VGA COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Tuesday, November 30, 2010
				Sheet	43 of 47

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	VGA COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Tuesday, November 30, 2010
				Sheet	43 of 47





Security Classification	Compal Secret Data		
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Title			
Compal Electronics, Inc.			
+CPU CORE/VDDNB			
Size	Document Number	Rev	
Custort	PAWGC	0.1	
Date:	Tuesday, November 30, 2010	Sheet	44 of 47

Version Change List (P. I. R. List) for Power Circuit

Page #	Title	Date	Request Owner	Issue Description	Solution Description
	power sequence	2010/07/30	HW		PR701 change to 0 ohm and PC704 non mount.
	Add PU802 for AMD's request	2010/09/21	AMD		
Add PL302, PC324 and PC325 for EMC Solution.		2010/10/04	EMC		change PJ301 to PL302.
	Add PC422 for EMC Solution.	2010/10/06	EMC		
	Add PQ204 for EM6.0 battery learning function.	2010/11/12	PWR		


Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	LA6755P/TP
Date:				Tuesday, November 30, 2010	Sheet 45 of 47

INT_KBD Conn.




CONN PIN define need double check


To TP/B Conn.




SATA ODD Conn.



Lid Switch




Kill Switch









Kill

STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

LED



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	14" ONLY	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	1.0
				Date: Tuesday, November 30, 2010 Sheet 46 of 48	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title 15" ONLY	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA6757P	
Date: Tuesday, November 30, 2010				Sheet	46 of 48

PHASE	PAGE	Modification list	PURPOSE
0.2	P08	C643 change to OS-CON type	For cost down purpose
0.2	P10	pop R490, unpop R491	LVDS PWM controls by EC
0.2	P10	Add CE_EN @ JLVDS1.16 and U33.98	For color engine function
0.2	P10	R488 pull-up to +5VALW	For C38 module design
0.2	P10	Add R938	For CMOS cost down purpose
0.2	P12	JCRT1 change foot-print from DC060003000 to DC060004800	Foot-print is wrong
0.2	P14	SATA_DET# change from U26.AE19 to U26.AB21	For corresponding SATA port assigned
0.2	P16	Delete R635	Our codec consumes +3V
0.2	P18	Add R936	For VGA_PWRGD reservation
0.2	P20	Q69 ~ Q72 change to N-MOS	Follow BACO suggestion SCH
0.2	P21	R840 pull-up change to +5VALW and R857 change to 20K ohms	For +3VGS sequence design
0.2	P21	Delete Q122, Add U47, C999, R944	For +1.0VGS DC power design
0.2	P23	L27 change to 0 ohms	For new reference circuit
0.2	P23	Delete GND connection of U8.N11 and U8.N12	For new reference circuit
0.2	P21	R344 change to 20K ohms	Prevent Q74 damage
0.2	P28	J7 foot-print update	Base on DFX request
0.2	P28	Add net CLK_PCI_DB_R and unpop R854	for EMI concern
0.2	P28	Modify PC_Beep circuit	Base on vender suggestion
0.2	P23	Delete C421, C422, C431, C432, C433	For new reference circuit
0.2	P31	R734 pull-high change to +5VALW	For USB ports ACIN leakage
0.2	P31	Add BATT_SEL_EC at U33.103	For Battery selection reservation
0.2	P33	Add R941	For further cost down purpose
0.2	P33	Add R942, R943, C998	For SATA_DET# function design
0.2	P28	Delete C851, C855	For useless AGND bridge
0.2	P34	Change JP7 to JPWRB1 and JP8 to JCR1	For standard naming
0.2	P34	Del U45, R890 ~ R899, J12, CHR_ON# (U33.70)	Deleting USB charge function
0.2	P35	Delete C974	Deleting unnecessary part for +1.IVS
0.2	P19	Add R945, R946	For HDMI Audio strap
0.2	P13	Delete T79, T80	For layout space needed for SATA calibration
0.2	P28	Add R947, R948	For EMI solution reservation base on vender suggetion
0.2	P28	Delete C857, R694	To delete redundant part base on vender suggestion
0.2	P28	L57 ~ L60 change to 0_0603_5%	Base on vender suggestion
0.2	P28	R672 change to 0ohm and location to be series on HDA_BITCLK_AUDIO	For EMI solution reservation base on vender suggetion
0.2	P14	Kill_SW# change from U26.G24 to U26.K1	Kill_SW# function needs event pin
0.2	P31	Add R949, C1002	Requirement of implementing SUSCLK
0.2	P28	Add R950 @ +3VS, R951 @ +LDO_OUT_3.3V, R952 @ +5VS	For customer request (PWR consumption)
0.2	P28	Add R953	For PC Beep circuit
0.2	P29	Add R954, R955	For customer request (PWR consumption)
0.2	P13	Add C1003, U48, R956, R957	For PX GPU_RST# function
0.2	P18	Delete R556, R841, R889, D28	
0.2	P05	Add R958	For enabling HDMI function
0.2	P28	Add R959	For EMI reservation
0.2	P32	Add R960 and C1004	For EMI reservation
0.2	P09	Add R961 and R962	For DDR SO-DIMMB strap pin reservation
0.2	P05	Delete T74, T75	For layout limitation
0.3	P29 P46	change +5V_ODD to +5VS_ODD	For better net name
0.3	P32	R760 change to 100ohm bead and R761 change back to 15ohm resistor	For correct EMI solution
0.3	P21	U47 change to SB00000GV00 footprint	For correct symbol
0.3	P05	R958 change to HDMI@ and R422 change to nonHDMI@	For SKU without HDMI function
0.3	P21	Add PX_MODE off page	For design correction

Change footprint
20100812 : For cost down purpose to change parts

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR1	
				Size B	Document Number
				LA-6755P	
				Date:	Tuesday, November 30, 2010
				Sheet	47 of 48

PHASE	PAGE	Modification list	PURPOSE
0.2	P08	C643 change to OS-CON type	For cost down purpose
0.2	P10	pop R490, unpop R491	LVDS PWM controls by EC
0.2	P10	Add CE_EN @ JLVDS1.16 and U33.98	For color engine function
0.2	P10	R488 pull-up to +5VALW	For C38 module design
0.2	P10	Add R938	For CMOS cost down purpose
0.2	P12	JCRT1 change foot-print from DC060003000 to DC060004800	Foot-print is wrong
0.2	P14	SATA_DET# change from U26.AE19 to U26.AB21	For corresponding SATA port assigned
0.2	P16	Delete R635	Our codec consumes +3V
0.2	P18	Add R936	For VGA_PWRGD reservation
0.2	P20	Q69 ~ Q72 change to N-MOS	Follow BACO suggestion SCH
0.2	P21	R840 pull-up change to +5VALW and R857 change to 20K ohms	For +3VGS sequence design
0.2	P21	Delete Q122, Add U47, C999, R944	For +1.0VGS DC power design
0.2	P23	L27 change to 0 ohms	For new reference circuit
0.2	P23	Delete GND connection of U8.N11 and U8.N12	For new reference circuit
0.2	P21	R344 change to 20K ohms	Prevent Q74 damage
0.2	P28	J7 foot-print update	Base on DFX request
0.2	P28	Add net CLK_PCI_DB_R and unpop R854	for EMI concern
0.2	P28	Modify PC_Beep circuit	Base on vender suggestion
0.2	P23	Delete C421, C422, C431, C432, C433	For new reference circuit
0.2	P31	R734 pull-high change to +5VALW	For USB ports ACIN leakage
0.2	P31	Add BATT_SEL_EC at U33.103	For Battery selection reservation
0.2	P33	Add R941	For further cost down purpose
0.2	P33	Add R942, R943, C998	For SATA_DET# function design
0.2	P28	Delete C851, C855	For useless AGND bridge
0.2	P34	Change JP7 to JPWRB1 and JP8 to JCR1	For standard naming
0.2	P34	Del U45, R890 ~ R899, J12, CHR_ON# (U33.70)	Deleting USB charge function
0.2	P35	Delete C974	Deleting unnecessary part for +1.IVS
0.2	P19	Add R945, R946	For HDMI Audio strap
0.2	P13	Delete T79, T80	For layout space needed for SATA calibration
0.2	P28	Add R947, R948	For EMI solution reservation base on vender suggetion
0.2	P28	Delete C857, R694	To delete redundant part base on vender suggestion
0.2	P28	L57 ~ L60 change to 0_0603_5%	Base on vender suggestion
0.2	P28	R672 change to 0ohm and location to be series on HDA_BITCLK_AUDIO	For EMI solution reservation base on vender suggetion
0.2	P14	Kill_SW# change from U26.G24 to U26.K1	Kill_SW# function needs event pin
0.2	P31	Add R949, C1002	Requirement of implementing SUSCLK
0.2	P28	Add R950 @ +3VS, R951 @ +LDO_OUT_3.3V, R952 @ +5VS	For customer request (PWR consumption)
0.2	P28	Add R953	For PC Beep circuit
0.2	P29	Add R954, R955	For customer request (PWR consumption)
0.2	P13	Add C1003, U48, R956, R957	For PX GPU_RST# function
0.2	P18	Delete R556, R841, R889, D28	
0.2	P05	Add R958	For enabling HDMI function
0.2	P28	Add R959	For EMI reservation
0.2	P32	Add R960 and C1004	For EMI reservation
0.2	P09	Add R961 and R962	For DDR SO-DIMMB strap pin reservation
0.2	P05	Delete T74, T75	For layout limitation
0.2	P46	Add C1000, C1001	For 15" 30pin KB connector

15 only part

Change footprint
20100812 : For cost down purpose to change parts

Security Classification		Compal Secret Data		Compal Electronics, Inc. HW-PIR	
Issued Date	2010/06/30	Deciphered Date	2012/06/30		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title LA6757P	Rev 1.0
Size B	Document Number			Date	Tuesday, November 30, 2010
				Sheet	47 of 48

PHASE	PAGE	Modification list	PURPOSE
0.3	P14	R603 and R604 change to pop	For SM Bus pull-high
0.3	P23	Reserve C1005	For PWR team request reserving a 330u capacitor
0.3	P33	C939 change to 5.9H OS-con	For cost saving
0.3	P33	R902 and R942 change to unpop	For eSATA function deletion
0.3	P29	U32 change PN to SA000046C00	For main source PN concern
0.3	P05	Delete JHDTI	For layout limitation
0.3	P11	Add F2 and change SM-BUS pull high net name to +5VS_HDMI_F	For safety team requirement
0.3	P21	change J3 footprint	For larger jumper footprint
0.3	P21	R856 change from 20K to 39K	For VGA power sequence
0.3	P11	Add net name +5VS_HDMI_F	For power trace indication
0.3	P20	Change Q69 ~ Q72 PN	For design correction
0.3	P28	Add R963	For 20671-21Z update
0.3	P28	Change U31 PN to SA00003K410	For 20671-21Z PN
0.3	P20	U10.5, U46.5, and U44.5 change from +3VS to +3VGS	For BACO circuit update
0.3	P28	Delete R951	For unnecessary part deletion
0.3	P07	C623 change to unpop	Base on AMD checklist
0.3	P16	Delete C734, add C1006, C1007	For ME concern
0.3	P21	R924 change pull-up from +3VS to +3VALW	For BACO design correction
0.3	P21	R925 change to pop	For BACO design correction
0.3	P14	Reserve C1008 at FCH_PWRGD	For EMI request
0.3	P14	Reserve C1009 at VGATE	For EMI request
0.3	P31	Reserve C1010 at VR_ON	For EMI request
0.3	P13	Reserve C1011 at H_PWRGD_L	For EMI request
0.3	P28	pop C849, C850, R692, R693, R696, C826	For EMI request
0.3	P27	Add C1012, C1013	For EMI request (gas discharge tube)
0.3	P27	Add D1	For EMI request (ESD diode)
0.3	P28	update R672 location	For EMI request (RC to GND for codec BIT_CLK)
0.3	P07	Delete C617	For EMI solution space needed
0.3	P28	Pop D30, D31, unpop R953	For FCH PC-beep function
0.3	P31	R751 and R752 change from 4.7K ohm to 2.2K ohm	For PWR team request
0.3	P13	C719, C720 change from 22P to 18P	For RTC design
14" only part			
0.3	P46	Change one dual-diode LED2 to two single diode LED2 and LED5	For design change
1.0	P5	unpop R415	AMD checklist update
1.0	P10	R486, R487 change pull-high to +5VS	AMD checklist update
1.0	P11	R522, R523 change from 2.2K to 2K	AMD checklist update
1.0	P12	reserve R964, R965, change R546 ~ R549 from 4.7K to 2K	AMD checklist update
1.0	P31	BATT_LEN# added to U33.38	PWR team request
1.0	P20	Delete R341	For design update
1.0	P21	Delete R837, R832, R836	For design update
1.0	P28	Delete R947, R948, R950, R952	For design update
1.0	P29	Delete R955, R954, R810	For design update
1.0	P30	unpop C887, C888	For design update
1.0	P25	unpop C494, C484, C498, C482, C490	For design update

Change footprint
20100812 : For cost down purpose to change parts

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	1.0
				Date: Tuesday, November 30, 2010	
				Sheet 48 of 48	

PHASE	PAGE	Modification list	PURPOSE
0.3	P29 P46	change +5V_ODD to +5VS_ODD	For better net name
0.3	P32	R760 change to 100ohm bead and R761 change back to 15ohm resistor	For correct EMI solution
0.3	P21	U47 change to SB00000GV00 footprint	For correct symbol
0.3	P05	R958 change to HDMI@ and R422 change to nonHDMI@	For SKU without HDMI function
0.3	P21	Add PX_MODE off page	For design correction
0.3	P14	R603 and R604 change to pop	For SM Bus pull-high
0.3	P23	Reserve C1005	For PWR team request reserving a 330u capacitor
0.3	P33	C939 change to 5.9H OS-con	For cost saving
0.3	P33	R902 and R942 change to unpop	For eSATA function deletion
0.3	P29	U32 change FN to SA000046C00	For main source FN concern
0.3	P05	Delete JHDTI	For layout limitation
0.3	P11	Add F2 and change SM-BUS pull high net name to +5VS_HDMI_F	For safety team requirement
0.3	P21	change J3 footprint	For larger jumper footprint
0.3	P21	R856 change from 20K to 39K	For VGA power sequence
0.3	P11	Add net name +5VS_HDMI_F	For power trace indecation
0.3	P20	Change Q69 ~ Q72 PN	For design correction
0.3	P28	Add R963	For 20671-21Z update
0.3	P28	Change U31 PN to SA00003K410	For 20671-21Z PN
0.3	P20	U10.5, U46.5, and U44.5 change from +3VS to +3VGS	For BACO circuit update
0.3	P28	Delete R951	For unnecessary part deletion
0.3	P07	C623 change to unpop	Base on AMD checklist
0.3	P16	Delete C734, add C1006, C1007	For ME concern
0.3	P21	R924 cahgne pull-up from +3VS to +3VALW	For BACO design correction
0.3	P21	R925 change to pop	For BACO design correction
0.3	P14	Reserve C1008 at FCH_PWRGD	For EMI request
0.3	P14	Reserve C1009 at VGATE	For EMI request
0.3	P31	Reserve C1010 at VR_ON	For EMI request
0.3	P13	Reserve C1011 at H_PWRGD_L	For EMI request
0.3	P28	pop C849, C850, R692, R693, R696, C826	For EMI request
0.3	P27	Add C1012, C1013	For EMI request (gas discharge tube)
0.3	P27	Add D1	For EMI request (ESD diode)
0.3	P28	update R672 location	For EMI request (RC to GND for codec BIT_CLK)
0.3	P07	Delete C617	For EMI solution space needed
0.3	P28	Pop D30, D31, unpop R953	For FCH PC-beep function
0.3	P31	R751 and R752 change from 4.7K ohm to 2.2K ohm	For PWR team request
0.3	P13	C719, C720 change from 22P to 18P	For RTC design
1.0	P5	unpop R415	AMD checklist update
1.0	P10	R486, R487 change pull-high to +5VS	AMD checklist update
1.0	P11	R522, R523 change from 2.2K to 2K	AMD checklist update
1.0	P12	Add R964, R965, change R548, R549 from 4.7K to 2K unpop R546, R547, Q89	AMD checklist update
1.0	P31	BATT_LEN# added to U33.38	PWR team request
1.0	P46	Kill_SW#_R change from JLED1.5 to JLED1.12	Design change update
1.0	P20	Delete R341	For design update
1.0	P21	Delete R837, R832, R836	For design update
1.0	P28	Delete R947, R948, R950, R952	For design update
1.0	P29	Delete R955, R954, R810	For design update
1.0	P30	unpop C887, C888	For design update
1.0	P25	unpop C494, C484, C498, C482, C490	For design update

Change footprint
20100812 : For cost down purpose to change parts

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA6757P	
Date: Tuesday, November 30, 2010				Sheet	48 of 48