

TDA8948J

4-channel audio amplifier

Rev. 01 — 27 February 2008

Product data sheet

1. General description

The TDA8948J contains four identical audio power amplifiers. The TDA8948J can be used as four Single-Ended (SE) channels with a fixed gain of 26 dB, two times Bridge-Tied Load (BTL) channels with a fixed gain of 32 dB or two times SE channels (26 dB gain) plus one BTL channel (32 dB gain) operating as a 2.1 system.

The TDA8948J comes in a 17-pin DiI-Bent-Sil (DBS) power package. The TDA8948J is pin compatible with the TDA8944AJ, TDA8946AJ and TDA8947J.

The TDA8948J contains a unique protection circuit that is solely based on multiple temperature measurements inside the chip. This gives maximum output power for all supply voltages and load conditions with no unnecessary audio holes. Almost any supply voltage and load impedance combination can be made as long as thermal boundary conditions (number of channels used, external heat sink and ambient temperature) allow it.

2. Features

2.1 Functional features

- SE: 1 W to 18 W, BTL: 4 W to 36 W operation possibility (2.1 system)
Soft clipping.
- Standby and mute mode.
- No on/off switching plops.
- Low standby current.
- High supply voltage ripple rejection.
- Outputs short-circuit protected to ground, supply and across the load.
- Thermally protected.
- Pin compatible with TDA8944AJ, TDA8946AJ and TDA8947J.

3. Applications

- Television
- PC speakers
- Boom box
- Mini and micro audio receivers

4. Quick reference data

Table 1. Quick reference data

SE: $V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ °C}$; $R_L = 4\ \Omega$; $f_i = 1\text{ kHz}$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; measured in test circuit [Figure 11](#); unless otherwise specified.

BTL: $V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ °C}$; $R_L = 8\ \Omega$; $f = 1\text{ kHz}$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; measured in test circuit [Figure 11](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
V_{CC}	supply voltage	operating	[1]	9	17	26	V
		no (clipping signal)	[2]	-	-	28	V
I_q	quiescent current	$V_{CC} = 17\text{ V}$; $R_L = \infty$	[3]	-	100	145	mA
I_{stb}	standby current	-	-	-	10	μA	
$P_{o(SE)}$	SE output power	$V_{CC} = 17\text{ V}$; see Figure 7 :					
		THD = 10 %; $R_L = 4\ \Omega$	6.5	8	-	W	
		THD = 0.5 %; $R_L = 4\ \Omega$	-	6	-	W	
		$V_{CC} = 20\text{ V}$; THD = 10 %; $R_L = 4\ \Omega$	-	12	-	W	
$P_{o(BTL)}$	BTL output power	$V_{CC} = 17\text{ V}$; see Figure 7 :					
		THD = 10 %; $R_L = 8\ \Omega$	14	16	-	W	
		THD = 0.5 %; $R_L = 8\ \Omega$	-	12	-	W	
		$V_{CC} = 20\text{ V}$; THD = 10 %; $R_L = 8\ \Omega$	-	24	-	W	
THD	total harmonic distortion	SE; $P_o = 1\text{ W}$	-	0.1	0.5	%	
		BTL; $P_o = 1\text{ W}$	-	0.05	0.5	%	
G_v	voltage gain	SE	25	26	27	dB	
		BTL	31	32	33	dB	
SVRR	supply voltage ripple rejection	SE:					
		$f_{\text{ripple}} = 1\text{ kHz}$	[4]	-	60	-	dB
		$f_{\text{ripple}} = 100\text{ Hz to }20\text{ kHz}$	[4]	-	60	-	dB
		BTL:					
	$f_{\text{ripple}} = 1\text{ kHz}$	[4]	-	65	-	dB	
	$f_{\text{ripple}} = 100\text{ Hz to }20\text{ kHz}$	[4]	-	65	-	dB	

[1] A minimum load is required at supply voltages of $V_{CC} > 22\text{ V}$; $R_L = 3\ \Omega$ for SE and $R_L = 6\ \Omega$ for BTL.

[2] The amplifier can deliver output power with non-clipping output signals into nominal loads as long as the ratings of the IC are not exceeded.

[3] With a load connected at the outputs the quiescent current will increase.

- [4] Supply voltage ripple rejection is measured at the output with a source impedance $R_{SOURCE} = 0 \Omega$ at the input and with a frequency range from 20 Hz to 22 kHz (unweighted). The ripple voltage is a sine wave with a frequency f_{ripple} and an amplitude of 300 mV (RMS), which is applied to the positive supply rail.

5. Ordering information

Table 2. Ordering information

Type number	Package	Description	Version
TDA8948J	DBS17P	DBS17P: plastic DIL-bent-SIL power package; 17 leads (lead length 12 mm)	SOT243-1

6. Block diagram





Fig 1. Block diagram

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
OUT1+	1	non inverted loudspeaker output of channel 1
GND1	2	ground of channels 1 and 2
V _{CC1}	3	supply voltage channels 1 and 2
OUT2-	4	inverted loudspeaker output of channel 2
MODE2	5	mode selection 2 input: Mute and On mode for channels 3 and 4
IN2+	6	input channel 2
SGND	7	signal ground
IN1+	8	input channel 1
IN3+	9	input channel 3
MODE1	10	mode selection 1 input: Standby, Mute and On mode for all channels
SVR	11	half supply voltage decoupling (ripple rejection)
IN4+	12	input channel 4
CIV	13	common input voltage decoupling
OUT3-	14	inverted loudspeaker output of channel 3

Table 3. Pin description ...continued

Symbol	Pin	Description
GND2	15	ground of channels 3 and 4
V _{CC2}	16	supply voltage channels 3 and 4
OUT4+	17	non inverted loudspeaker output of channel 4

8. Functional description

8.1 Input configuration

The input cut-off frequency is:

$$f_{i(cut-off)} = \frac{1}{2\pi(R_i \times C_i)} \quad (1)$$

For SE application $R_i = 60 \text{ k}\Omega$ and $C_i = 220 \text{ nF}$:

$$f_{i(cut-off)} = \frac{1}{2\pi(60 \times 10^3 \times 220 \times 10^{-9})} = 12 \text{ Hz} \quad (2)$$

For BTL application $R_i = 30 \text{ k}\Omega$ and $C_i = 470 \text{ nF}$:

$$f_{i(cut-off)} = \frac{1}{2\pi(30 \times 10^3 \times 470 \times 10^{-9})} = 11 \text{ Hz} \quad (3)$$

As shown in [Equation 2](#) and [Equation 3](#), large capacitor values for the inputs are not necessary, so the switch-on delay during charging of the input capacitors can be minimized. This results in a good low frequency response and good switch-on behavior.

8.2 Power amplifier

The power amplifier is a BTL and/or SE amplifier with an all-NPN output stage, capable of delivering a peak output current of 4 A.

Using the TDA8948J as a BTL amplifier offers the following advantages:

- Low peak value of the supply current
- Ripple frequency on the supply voltage is twice the signal frequency
- No expensive DC-blocking capacitor
- Good low frequency performance

8.2.1 Output power measurement

The output power as a function of the supply voltage is measured on the output pins at THD = 10 %; see [Figure 7](#).

The maximum output power is limited by the supply voltage ($V_{CC} = 26\text{ V}$) and the maximum output current ($I_O = 4\text{ A}$ repetitive peak current).

For supply voltages $V_{CC} > 22\text{ V}$, a minimum load is required; see [Figure 5](#):

- SE: $R_L = 3\ \Omega$
- BTL: $R_L = 6\ \Omega$

8.2.2 Headroom

Typical CD music requires at least 12 dB (factor 15.85) dynamic headroom, compared to the average power output, for transferring the loudest parts without distortion.

The Average Listening Level (ALL) music power, without any distortion, yields:

- SE at $P_{o(SE)} = 5\text{ W}$, $V_{CC} = 17\text{ V}$, $R_L = 4\ \Omega$ and THD = 0.2 %:

$$P_{o(ALL)SE} = \frac{5 \cdot 10^3}{15.85} = 315\text{ mW} \tag{4}$$

- BTL at $P_{o(BTL)} = 10\text{ W}$, $V_{CC} = 17\text{ V}$, $R_L = 8\ \Omega$ and THD = 0.1 %:

$$P_{o(ALL)BTL} = \frac{10 \cdot 10^3}{15.85} = 630\text{ mW} \tag{5}$$

The power dissipation can be derived from [Figure 8](#) (SE and BTL) for a headroom of 0 dB and 12 dB, respectively.

Table 4. Power rating as function of headroom

Headroom	Power output		Power dissipation (all channels driven)
	SE	BTL	
0 dB	$P_o = 5\text{ W}$	$P_o = 10\text{ W}$	$P = 17\text{ W}$
12 dB	$P_{o(ALL)} = 315\text{ mW}$	$P_{o(ALL)} = 630\text{ mW}$	$P = 9\text{ W}$

For heat sink calculation at the average listening level, a power dissipation of 9 W can be used.

8.3 Mode selection

The TDA8948J has three functional modes which can be selected by applying the proper DC voltage to pin MODE1.

Standby - The current consumption is very low and the outputs are floating. The device is in standby mode when $V_{MODE1} < 0.8\text{ V}$, or when the MODE1 pin is grounded. In standby mode, the function of pin MODE2 has been disabled.

Mute - The amplifier is DC-biased, but not operational (no audio output). This allows the input coupling capacitors to be charged to avoid pop-noise. The device is in mute mode when $4.5\text{ V} < V_{MODE1} < (V_{CC} - 3.5\text{ V})$.

On - The amplifier is operating normally. The on mode is activated at $V_{MODE1} > (V_{CC} - 2.0\text{ V})$. The output of channels 3 and 4 can be set to mute or on mode.

The output channels 3 and 4 can be switched on/off by applying a proper DC voltage to pin MODE2, under the condition that the output channels 1 and 2 are in the on mode (see [Figure 3](#)).

Table 5. Mode selection

Voltage on pin		Channel 1 and 2	Channel 3 and 4 (sub woofer)
MODE1	MODE2		
0 V to 0.8 V	0 V to V_{CC}	Standby mode	Standby mode
4.5 V to $(V_{CC} - 3.5\text{ V})$	0 V to V_{CC}	Mute mode	Mute mode
$(V_{CC} - 2.0\text{ V})$ to V_{CC}	0 V to $(V_{CC} - 3.5\text{ V})$	On mode	Mute mode
	$(V_{CC} - 2\text{ V})$ to V_{CC}	On mode	On mode




Fig 3. Mode selection

8.4 Supply voltage ripple rejection

The Supply Voltage Ripple Rejection (SVRR) is measured with an electrolytic capacitor of 150 μF on pin SVR using a bandwidth of 20 Hz to 22 kHz. [Figure 10](#) illustrates the SVRR as function of the frequency. A larger capacitor value on pin SVR improves the ripple rejection behavior at the lower frequencies.

8.5 Built-in protection circuits

The TDA8948J contains two types of detection sensors: one measures local temperatures of the power stages and one measures the global chip temperature. At a local temperature of approximately 185 °C or a global temperature of approximately 150 °C, this detection circuit switches off the power stages for 2 ms. High-impedance of the outputs is the result. After this time period the power stages switch on automatically and the detection will take place again; still a too high temperature switches off the power stages immediately. This protects the TDA8948J against shorts to ground, to the supply voltage and across the load, and against too high chip temperatures.

The protection will only be activated when necessary, so even during a short-circuit condition, a certain amount of (pulsed) current will still be flowing through the short, just as much as the power stage can handle without exceeding the critical temperature level.

9. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage	operating	-0.3	+26	V
		no (clipping) signal [1]	-0.3	+28	V
V _I	input voltage	-	-0.3	V _{CC} + 0.3	V
I _{ORM}	repetitive peak output current	-	-	4	A
T _{stg}	storage temperature	non-operating	-55	+150	°C
T _{amb}	ambient temperature	-	-40	+85	°C
P _{tot}	total power dissipation	-	-	69	W
V _{CC(sc)}	supply voltage (short circuit)	-	-	24	V

[1] The amplifier can deliver output power with non-clipping output signals into nominal loads as long as the ratings of the IC are not exceeded.

10. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	40	K/W
R _{th(j-c)}	thermal resistance from junction to case	all channels driven	2	K/W

11. Static characteristics

Table 8. Static characteristics

$V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ °C}$; $R_L = 8\ \Omega$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; $V_I = 0\text{ V}$; measured in test circuit [Figure 11](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply						
V_{CC}	supply voltage	operating	[1] 9	17	26	V
		no (clipping) signal	[2] -	-	28	V
I_q	quiescent current	$V_{CC} = 17\text{ V}$; $R_L = \infty$	[3] -	100	145	mA
I_{stb}	standby current	-	-	-	10	μA
Output pins						
V_O	output voltage	-	[4] -	9	-	V
$\Delta V_{O(\text{offset})}$	differential output voltage offset	BTL mode	[5] -	-	170	mV
Mode selection pins						
V_{MODE1}	voltage on pin MODE1	on mode	$V_{CC} - 2.0$	-	V_{CC}	V
		mute mode	4.5	-	$V_{CC} - 3.5$	V
		standby mode	0	-	0.8	V
V_{MODE2}	voltage on pin MODE2	on mode: channels 3 and 4	[6] $V_{CC} - 2.0$	-	V_{CC}	V
		mute mode: channels 3 and 4	0	-	$V_{CC} - 3.5$	V
I_{MODE1}	current on pin MODE1	$0\text{ V} < V_{MODE1} < (V_{CC} - 3.5\text{ V})$	-	-	20	μA
I_{MODE2}	current on pin MODE2	$0\text{ V} < V_{MODE2} < (V_{CC} - 3.5\text{ V})$	-	-	20	μA

[1] A minimum load is required at supply voltages of $V_{CC} > 22\text{ V}$: $R_L = 3\ \Omega$ for SE and $R_L = 6\ \Omega$ for BTL.

[2] The amplifier can deliver output power with non-clipping output signals into nominal loads as long as the ratings of the IC are not exceeded.

[3] With a load connected at the outputs the quiescent current will increase.

[4] The DC output voltage, with respect to ground, is approximately $0.5 V_{CC}$.

[5] $\Delta V_{O(\text{offset})} = |V_{OUT+} - V_{OUT-}|$

[6] Channels 3 and 4 can only be set to mute or on mode by MODE2 when $V_{MODE1} > V_{CC} - 2.0\text{ V}$.

12. Dynamic characteristics

Table 9. Dynamic characteristics SE

$V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ °C}$; $R_L = 4\ \Omega$; $f_i = 1\text{ kHz}$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; measured in test circuit [Figure 11](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{o(\text{SE})}$	SE output power	$V_{CC} = 17\text{ V}$; see Figure 7				
		THD = 10 %; $R_L = 4\ \Omega$	6.5	8	-	W
		THD = 0.5 %; $R_L = 4\ \Omega$	-	6	-	W
		$V_{CC} = 20\text{ V}$				
	THD = 10 %; $R_L = 4\ \Omega$	-	12	-	W	
THD	total harmonic distortion	$P_o = 1\text{ W}$	-	0.1	0.5	%
G_v	voltage gain	-	25	26	27	dB
Z_i	input impedance	-	40	60	-	k Ω

Table 9. Dynamic characteristics SE ...continued

$V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $R_L = 4\text{ }\Omega$; $f_i = 1\text{ kHz}$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; measured in test circuit [Figure 11](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{n(o)}$	output noise voltage	-	[1] -	150	-	μV
SVRR	supply voltage ripple rejection	$f_{\text{ripple}} = 1\text{ kHz}$	[2] -	60	-	dB
		$f_{\text{ripple}} = 100\text{ Hz to }20\text{ kHz}$	[2] -	60	-	dB
$V_{o(\text{mute})}$	mute output voltage	-	[3] -	-	150	μV
α_{cs}	channel separation	$R_{\text{SOURCE}} = 0\text{ }\Omega$	50	60	-	dB
$ \Delta G_v $	voltage gain difference	-	-	-	1	dB



- [1] The noise output voltage is measured at the output in a frequency range from 20 Hz to 22 kHz (unweighted), with a source impedance $R_{\text{SOURCE}} = 0\text{ }\Omega$ at the input.
- [2] Supply voltage ripple rejection is measured at the output, with a source impedance $R_{\text{SOURCE}} = 0\text{ }\Omega$ at the input and with a frequency range from 20 Hz to 22 kHz (unweighted). The ripple voltage is a sine wave with a frequency f_{ripple} and an amplitude of 300 mV (RMS), which is applied to the positive supply rail.
- [3] Output voltage in mute mode is measured with $V_{\text{MODE1}} = V_{\text{MODE2}} = 7\text{ V}$, and $V_i = 1\text{ V}$ (RMS) in a bandwidth from 20 Hz to 22 kHz, including noise.



Table 10. Dynamic characteristics BTL


$V_{CC} = 17\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $R_L = 8\text{ }\Omega$; $f = 1\text{ kHz}$; $V_{MODE1} = V_{CC}$; $V_{MODE2} = V_{CC}$; measured in test circuit [Figure 11](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{o(\text{BTL})}$	BTL output power	$V_{CC} = 17\text{ V}$; see Figure 7				
		THD = 10 %; $R_L = 8\text{ }\Omega$	14	16	-	W
		THD = 0.5 %; $R_L = 8\text{ }\Omega$	-	12	-	W
		$V_{CC} = 20\text{ V}$				
		THD = 10 %; $R_L = 8\text{ }\Omega$	-	24	-	W
THD	total harmonic distortion	$P_o = 1\text{ W}$	-	0.05	0.5	%
G_v	voltage gain	-	31	32	33	dB
Z_i	input impedance	-	20	30	-	k Ω
$V_{n(o)}$	noise output voltage	-	[1] -	200	-	μV
SVRR	supply voltage ripple rejection	$f_{\text{ripple}} = 1\text{ kHz}$	[2] -	65	-	dB
		$f_{\text{ripple}} = 100\text{ Hz to }20\text{ kHz}$	[2] -	65	-	dB
$V_{o(\text{mute})}$	mute output voltage	-	[3] -	-	250	μV
α_{cs}	channel separation	$R_{\text{SOURCE}} = 0\text{ }\Omega$	50	65	-	dB
$ \Delta G_v $	voltage gain difference	-	-	-	1	dB

- [1] The noise output voltage is measured at the output in a frequency range from 20 Hz to 22 kHz (unweighted), with a source impedance $R_{\text{SOURCE}} = 0\text{ }\Omega$ at the input.
- [2] Supply voltage ripple rejection is measured at the output, with a source impedance $R_{\text{SOURCE}} = 0\text{ }\Omega$ at the input and with a frequency range from 20 Hz to 22 kHz (unweighted). The ripple voltage is a sine wave with a frequency f_{ripple} and an amplitude of 300 mV (RMS), which is applied to the positive supply rail.
- [3] Output voltage in mute mode is measured with $V_{\text{MODE1}} = V_{\text{MODE2}} = 7\text{ V}$, and $V_i = 1\text{ V}$ (RMS) in a bandwidth from 20 Hz to 22 kHz, including noise.








$V_{CC} = 17\text{ V}; R_L = 4\ \Omega.$


a. SE



$V_{CC} = 17\text{ V}; R_L = 8\ \Omega.$


b. BTL

Fig 8. Total power dissipation as a function of channel output power per channel (worst case, all channels driven)



$V_{CC} = 17\text{ V}; R_L = 4\ \Omega.$


a. SE



$V_{CC} = 17\text{ V}; R_L = 8\ \Omega.$


b. BTL

Fig 9. Channel separation as a function of frequency (no band-pass filter applied)



$V_{CC} = 17\text{ V}$; $R_{SOURCE} = 0\ \Omega$; $V_{ripple} = 300\text{ mV (RMS)}$.
 A band-pass filter of 20 Hz to 22 kHz has been applied.
 Inputs short-circuited.

a. SE



$V_{CC} = 17\text{ V}$; $R_{SOURCE} = 0\ \Omega$; $V_{ripple} = 300\text{ mV (RMS)}$.
 A band-pass filter of 20 Hz to 22 kHz has been applied.
 Inputs short-circuited.

b. BTL

Fig 10. Supply voltage ripple rejection as a function of frequency

13. Application information

13.1 Application diagrams




Fig 11. Typical application diagram without on/off switching pops

Table 11. Amplifier selection by microcontroller

Microcontroller with open-collector output; see Figure 11.

Microcontroller	Channels 1 and 2	Channels 3 and 4
LOW	On mode	On mode
HIGH	Mute mode	Mute mode




Fig 12. Application diagram with one pin control and reduction of capacitor

Remark: Because of switching inductive loads, the output voltage can rise beyond the maximum supply voltage of 28 V. At high supply voltages, it is recommended to use (Schottky) diodes to the supply voltage and ground.

13.2 Printed-circuit board

13.2.1 Layout and grounding

To obtain a high-level system performance, certain grounding techniques are essential. The input reference grounds have to be tied with their respective source grounds and must have separate tracks from the power ground tracks; this will prevent the large (output) signal currents from interfering with the small AC input signals. The small signal ground tracks should be physically located as far as possible from the power ground tracks. Supply and output tracks should be as wide as possible for delivering maximum output power.




Fig 13. Printed-circuit board layout (single-sided); components view

13.2.2 Power supply decoupling

Proper supply bypassing is critical for low-noise performance and high supply voltage ripple rejection. The respective capacitor location should be as close as possible to the device and grounded to the power ground. Proper power supply decoupling also prevents oscillations.

For suppressing higher frequency transients (spikes) on the supply line a capacitor with low Equivalent Series Resistance (ESR), typical 100 nF, has to be placed as close as possible to the device. For suppressing lower frequency noise and ripple signals, a large electrolytic capacitor, e.g. 1000 μF or greater, must be placed close to the device.

The bypass capacitor on pin SVR reduces the noise and ripple on the mid rail voltage. For good Total Harmonic Distortion (THD) and noise performance a low ESR capacitor is recommended.

13.3 Thermal behavior and heat sink calculation

The measured maximum thermal resistance of the IC package, $R_{th(j-mb)}$, is 1.3 K/W. A calculation for the heat sink can be made, with the following parameters:

$$T_{amb(max)} = 60 \text{ }^{\circ}\text{C (example)}$$

$$V_{CC} = 17 \text{ V and } R_L = 4 \text{ } \Omega \text{ (SE)}$$

$$T_{j(max)} = 150 \text{ }^{\circ}\text{C (specification)}$$

$R_{th(tot)}$ is the total thermal resistance between the junction and the ambient including the heat sink. This can be calculated using the maximum temperature increase divided by the power dissipation:

$$R_{th(tot)} = (T_{j(max)} - T_{amb(max)})/P$$

At $V_{CC} = 17 \text{ V}$ and $R_L = 4 \text{ } \Omega$ ($4 \times \text{SE}$) the measured worst-case sine-wave dissipation is 17 W; see [Figure 8](#). For $T_{j(max)} = 150 \text{ }^{\circ}\text{C}$ the temperature raise, caused by the power dissipation, is: $150 \text{ }^{\circ}\text{C} - 60 \text{ }^{\circ}\text{C} = 90 \text{ }^{\circ}\text{C}$:

$$P \times R_{th(tot)} = 90 \text{ }^{\circ}\text{C}$$

$$R_{th(tot)} = 90/17 \text{ K/W} = 5.29 \text{ K/W}$$


$$R_{th(h-a)} = R_{th(tot)} - R_{th(j-mb)} = 5.29 \text{ K/W} - 2 \text{ K/W} = 3.29 \text{ K/W}$$

This calculation is for an application at worst-case (stereo) sine-wave output signals. In practice music signals will be applied, which decreases the maximum power dissipation to approximately half of the sine-wave power dissipation of 9 W (see [Section 8.2.2](#)). This allows for the use of a smaller heat sink:


$$P \times R_{th(tot)} = 90 \text{ }^{\circ}\text{C}$$

$$R_{th(tot)} = 90/9 \text{ K/W} = 10 \text{ K/W}$$

$$R_{th(h-a)} = R_{th(tot)} - R_{th(j-mb)} = 10 \text{ K/W} - 2 \text{ K/W} = 8 \text{ K/W}$$



- $T_{amb} = 25\text{ }^\circ\text{C}$; external heat sink of 4.3 K/W.
- (1) $R_L = 1\ \Omega$.
 - (2) $R_L = 2\ \Omega$.
 - (3) $R_L = 3\ \Omega$.
 - (4) $R_L = 4\ \Omega$.
 - (5) $R_L = 8\ \Omega$.
- a. 4 times various SE loads with music signals.



- $T_{amb} = 25\text{ }^\circ\text{C}$; external heat sink of 4.3 K/W.
- (1) $R_L = 2\ \Omega$.
 - (2) $R_L = 4\ \Omega$.
 - (3) $R_L = 6\ \Omega$.
 - (4) $R_L = 8\ \Omega$.
 - (5) $R_L = 16\ \Omega$.
- b. 2 times various BTL loads with music signals.

Fig 14. Junction temperature as a function of supply voltage for various loads with music signals

14. Test information

14.1 Quality information

The General Quality Specification for Integrated Circuits, SNW-FQ-611 is applicable.

15. Package outline

DBS17P: plastic DIL-bent-SIL power package; 17 leads (lead length 12 mm)

SOT243-1




Fig 15. Package outline SOT243-1 (DBS17P)

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 16](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 12](#) and [13](#)

Table 12. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm ³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 13. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 16](#).



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

17. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TDA8948J_1	20080227	Product data sheet	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

20. Contents

1	General description	1
2	Features	1
2.1	Functional features	1
3	Applications	1
4	Quick reference data	2
5	Ordering information	3
6	Block diagram	3
7	Pinning information	4
7.1	Pinning	4
7.2	Pin description	4
8	Functional description	5
8.1	Input configuration	5
8.2	Power amplifier	5
8.2.1	Output power measurement	6
8.2.2	Headroom	6
8.3	Mode selection	6
8.4	Supply voltage ripple rejection	7
8.5	Built-in protection circuits	8
9	Limiting values	8
10	Thermal characteristics	8
11	Static characteristics	9
12	Dynamic characteristics	9
13	Application information	15
13.1	Application diagrams	15
13.2	Printed-circuit board	17
13.2.1	Layout and grounding	17
13.2.2	Power supply decoupling	17
13.3	Thermal behavior and heat sink calculation	18
14	Test information	19
14.1	Quality information	19
15	Package outline	20
16	Soldering of SMD packages	21
16.1	Introduction to soldering	21
16.2	Wave and reflow soldering	21
16.3	Wave soldering	21
16.4	Reflow soldering	22
17	Revision history	24
18	Legal information	25
18.1	Data sheet status	25
18.2	Definitions	25
18.3	Disclaimers	25
18.4	Trademarks	25
19	Contact information	25
20	Contents	26

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 February 2008

Document identifier: TDA8948J_1