

# NMOS SINGLE-CHIP 4-BIT MICROCOMPUTER

MB8840/ MB8840H SERIES

#### NMOS SINGLE-CHIP 4-BIT MICROCOMPUTER

The Fujitsu MB8840 and MB8840H series are NMOS single chip microcomputer. Its architecture and instruction set are same as the CMOS MB8850 series.

The MB8840 series consists of the MB8842, 43, 44, 46, 47, and 48. And high-speed version of MB8840H series consists of the MB8841H and 45H. These series contain max. 2K by 8-bit mask ROM (program memory), max. 128 by 4-bit static RAM (data memory), max. 37 I/O lines (including serial port), and 8-bit timer/counter, a clock generator, and programmable logic array (PLA).

They are fabricated by the NMOS process, and operate with a single power supply and a max. 6MHz (4MHz) clock with prescaler over the temperature range of -30°C to +70°C. Minimum instruction execution time is 3.0µs of the MB8840 series and 2.0µs of the MB8840H series. And they are packaged in a 42-pin plastic standard/shrink DIP, 28-pin plastic standard/shrink DIP, or 48-pin plastic flat package.

For user's development of the MB8840 and MB8840H series based system, Fujitsu provides the MB8840/50 cross-assembler and host-emulator which run on the CP/M-86 or PC-DOS machine (cross-assembler also run on the Intellec series III MDS), and the MB2115 series evaluation board system, and the MB8850U/H piggyback EPROM evaluation devices which have external 2K x 8-bit EPROM. These development tools enables users to minimize their development time and cost.

TM336-A871: January 1987

# MB8841HM/43M MB8841H-PSH/43-PSH





42-PIN PLASTIC STANDARD DIP (DIP-42P-M01) 42-PIN PLASTIC SHRINK DIP (DIP-42P-M02)

MB8842M/44M MB8842-PSH/44-PSH






28-PIN PLASTIC STANDARD DIP (DIP-28P-M02) 28-PIN PLASTIC SHRINK DIP (DIP-28P-M03)

MB8845HM/46M/47M/48M



48-PIN PLASTIC FLAT PACKAGE (FPT-48P-M02)

MB8850U/50H



42-PIN CERAMIC MODULE (MDP-42C-P04)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



#### **FEATURES**

```
• CMOS Single-chip 4-bit Microcomputer
• Program Memory:
 o MB8841H/42 (MB8845H/46): 2K x 8-bit mask ROM
 o MB8843/44 (MB8847/48) : 1K x 8-bit mask ROM
• Data Memory:
 o MB8841H/42 (MB8845H/46): 128 x 4-bit static RAM
 o MB8843/44 (MB8847/48) : 64 x 4-bit static RAM
• I/O Lines:
  -MB8841H/43 (MB8845H/47):
   o K-Port: 4-bit parallel input-only port
    o P-Port: 4-bit parallel output-only port
    o O-Port: 8-bit parallel output-only port
   o R-Port: Four 4-bit parallel or 16 individual input/output ports
   o C-Port: Serial I/O, interrupt input, timer/counter input, and timing output
  -MB8842/44 (MB8846/48):
    o K-Port: 4-bit parallel input-only port
    o O-Port: 8-bit parallel output-only port
    o R-Port: Two 4-bit parallel and one 3-bit parallel or 11 individual
              input/output ports
    o C-Port: Interrupt input and timer/counter input
• Five Selectable Output Port Types for O-, P-, and R-Ports with Mask Option:
  o Standard open-drain
  o Standard pull-up
  o High-current open-drain
  o 12V interface open-drain (MB8841H/45H only)
  o High-current pull-up (MB8841H/45H only)
· Cn-chip Mask-programmable PLA (Programmable Logic Array) for Data Conversion
  at O-Port
· 8-bit Programmable Timer/Counter with Two Clock Modes:
  o Internal clock (Timer)
  o External clock (Counter)


    Serial I/O with 4-bit Serial Buffer/Two Clock Modes (MB8841H/43/45H/47):


  o Internal clock
  o External clock
· Mask Option Serial Port Output Latch:
  o With prescaler
  o Without prescaler
• On-chip Clock Generator:
  o Crystal/ceramic Resonator or External Clock Drive
· Mask Option Divid-by-two Clock Prescaler for Expanding Clock Range
• Single-level Three Priority Source Maskable Interrupt:
  o External
  o Timer/counter overflow
  o Serial buffer full/empty
```




### FEATURES (Continued)


- 4 Nesting Levels for Subroutine Call
- Instruction Set: Same as MB8850F/50B/50H series instruction set
- o Number of instructions : 70(MB8841H/43/45H/47), 69(MB8842/44/46/48)
- o Instruction length/cycle: 1 byte/1 cycle or 2 bytes/2 cycles
- o Execution time
  - o MB8841H/45H : 2 μs min. using 6 MHz clock with prescaler
  - (or 3 MHz clock without prescaler)
  - o MB8842/43/46/48: 3  $\mu s$  min. using 4 MHz clock with prescaler
    - (or 2 MHz clock without prescaler)
- Single Power Supply Three Supply Voltage Versions: o 4.5V to 5.5V (Active mode)
- Wide Operating Temperature Range:
  - o  $T_A = -30^{\circ}C$  to  $+70^{\circ}C$
- Silicon-gate NMOS Process
- Five Package Types:
- -MB8841H/43
  - o 42-pin plastic standard DIP: (Suffix M)
  - o 42-pin plastic shrink DIP: (Suffix -PSH)
  - -MB8842/44
    - o 28-pin plastic standard DIP: (Suffix M)
    - o 28-pin plastic shrink DIP: (Suffix -PSH)
  - -MB8845H/46/47/48
  - o 48-pin plastic flat package: (Suffix M)
- Powerful Development Support:
  - o Intellec Series III MDS cross-assembler (SM05212-A010)
  - o CP/M-86 and PC-DOS cross-assembler (SM07412-A012/SMXXXXX-XXXX)
  - CP/M-86 and PC-DOS host emulator software for monitoring evaluation board and symbolic debugging (SM07412-G022/SMXXXXX-XXXX)
  - o MB2115 series evaluation board (-01, -02, -04, and -33A) for software debugging
  - o MB8850U and MB8850H CMOS piggyback EPROM evaluation device














# PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB8840 and MB8840H series.

Table 1: PIN DESCRIPTION

		No.							
	MB8841H		_	N 6 7					
Symbol	(MB8845H		Туре	Name & Function					
	MB8844   MB8844   (MB8848) (MB8848)								
• Power S		(11110040)		<u> </u>					
VCC	42	28		+5V DC power supply pin.					
	(19)	(19)							
VSS	(41)	14 (41)	-	Ground pin.					
• Clock									
EX	1 (20)	1 (20)	Ĭ	Oscillator Input: Input to the inverting amplifier that forms the on-chip oscillator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation types can be selected using mask option. When an external oscillator is used, the EX pin receives the external oscillator signal.  This pin is a non-hysteresis input when the crystal/ceramic oscillator is selected, and a hysteresis input when the RC-network oscillator is selected.  * MB8840 series crsytal/ceramic resonator and RC-network oscillator circuit is same.					
х	2 (21)	2 (21)	0	Oscillator Output: Output of the inverting amplifier that forms the on-chip oscillator, and input to the internal clock generator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillator types can be selected using mask option. When an external oscillator is used, the X pin should be left open.					
· Device	Control								
RESET	3 (22)	3 (24)	I	Reset: An external reset input to the internal reset circuit. A low level on the RESET pin forcedly stops the MCU's operations, and initializes its internal state. After the RESET pin returns high, the MCU restarts execution of program from address #0 (of page #0). The RESET pulse must be low for at least two instruction cycles (12 clock periods: 6µs at 4MHz crystal with prescaler) while the oscillator is stably running after power on. An external capacitor (with an internal pull-up resistor) or RC-network, whose time constant should be enough longer than the reset time required, is needed as the external reset circuit.					



# Table 1: PIN DESCRIPTION (Continued)

	Pin	No. 1	—т	
1	MB8841H		1	
Symbol	(MB8845H)		T	Name & Function
			Type	Name & runction
	MB8844			
	(MB8848)			
• Device	Control	<del>`                                    </del>		
RESET	3	3	I	A power-on reset operation requires an external
1	(22)	(24)	i	RC-network, whose time constant should be than the
1			- 1	supply voltage (VCC) rise time and the oscillator
1			1	stabilization time.
1			- 1	
		1		This pin is a hysteresis input with an internal
				pullup resistor.
1			1	pullup rootoor.
• C-Port	<u></u>			
	4 1	23	I	Interrupt Request: A maskable external interrupt
IRQ			*	input. The falling edge of IRQ pulse sets the
	(23)	(9)		
				external interrupt request flag to generate an
				external interrupt request, only if the external
i	]			interrupt is enabled in advance by EN instruction.
				Also, the IRQ pin state, which is reflected in the
1	1			external interrupt input flag (IF) regardless of
				enabling/disabling the external interrupt, is
Į.				testable using TSTI instruction. (When IRQ=L,
				<pre>IF=1; otherwise IF=0.)</pre>
				The IRQ pin is common to the R10 pin (MB8842/46
				and MB8844/48). Either of them is selectable using
	1			software. This pin is a non-hysteresis input with
	1 1			an internal pullup resistor.
ľ				an another harred respect.
===	8	22	I	Timer/Counter: An external count clock input to
TC	(27)	(8)	-	the on-chip timer/counter. The falling edge of TC
1	(2/)	(0)		pulse increments the timer/counter by one bit when
1	]		-	
1	1			the external count clock (counter) mode is enabled
1				by EN instruction. This pin is inactive when the
1	1 1			external count clock mode is disabled by DIS
1				instruction or reset.
1				
				This TC pin is common to the R9 pin (MB8842/46 and
				MB8844/48). Either of them is selectable using
l				software. This pin is a non-hysteresis input with
				an internal pullup resistor.
SC/TO	7	-	1/0	Shift Clock/Timing Output: One of the shift clock
30/10	(26)		'	input $(\overline{SC})$ , shift clock output $(\overline{SC})$ , and synchro-
1	\= '			nous timing output $(\overline{T0})$ is enabled using EN
				instruction.
1				2000 UM UU JAMM!
1	1		I	$\overline{SC}$ : 1) Shift clock input to the on-chip serial
1	1 i		1	
				port: When the external shift clock mode is
1				enabled for the serial port, the falling
				edge of the external SC clock shifts the
1				contents of the serial buffer one bit right
	1	I	1	

Table 1: PIN DESCRIPTION (Continued)

	Pin	No.	<del></del> r	
	MB8841H		ŀ	
Symbol	(MB8845H		Type	Name & Function
-,	MB8844		-7.	
	(MB8848)		I	
• C-port	(Continu			
	7		1/0	(from MSB to LSB). This input is inactive
SC/TO	(26)		1,0	when the external clock mode is disabled by DIS instruction or reset. This pin is a non-hysteresis input.
				2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock (the on-chip state counter output \$\phi\$1: 1/6 of clock generator frequency) shifts the contents of the serial buffer one bit right. In this mode, an internal timing signal, which is generated by the on-chip state counteroutputs, \$\phi\$1 and \$\phi\$2 is output onto the \$\overline{SC}\$ pin for synchronization.
			0	TO: Synchronous timing output: When the timing output is enabled, the internal timing signal same as the SC output in the internal shift clock mode is output onto the TO pin. By DIS instruction or reset, the TO pin is disabled and stops issuing the timing output.
SI	6 (25)	-	I	Serial Data Input: Data input to the on-chip serial buffer register. The falling edge of the external or internal shift clock (SC) shifts the data bit on the SI pin into the MSB of the serial buffer when the serial port is enabled by EN instruction. This pin is inactive when the serial port is disabled by DIS instruction or reset.
	; -			This pin is a non-hysteresis input with an internal pull-up resistor.
so	5 (24)	-	0	Serial Data Output: Data output of the on-chip serial buffer register. An output latch can be provided for the SO pin using mask option. Without the output latch, the LSB data of the serial buffer appears directly to the SO pin. With the output latch implemented, the LSB data is output to the SO pin after it is shifted into the output latch at the falling edge of the external or internal shift clock (SC).
				This pin is set high by reset when the output latch is implemented.



Table 1: PIN DESCRIPTION (Continued)

	Pin	No.		
1	MB8841H			
Symbol	(MB8845H		Type	Name & Function
	MB8844		-31	
	(MB8848)			
• I/O Por				
K3-K0	41-38	27-24	Ī	K-Port: A 4-bit parallel non-latched input-only
	(16-13)	(16,14,		port. KO is LSB. 4-bit data on K-Port is input
1	1	12,10)		into the accumulator by INK instruction.
	i i	, 1		•
				These pins are internally pullup.
				••
P3-P0	12- 9	-	0	P-Port: A 4-bit parallel latched output-only port.
	(32,31,			PO is LSB. 4-bit data in the accumulator is output
	29,28)			to P-Port by OUTP instruction.
				Refer to Table 4 User mask options for available
	1			masking option.
03-00,	16-13,	7- 4	0	O-Port: An 8-bit parallel latched output-only port
1 '	(36-33)			with the on-chip mask-programmable PLA (Program-
	` '	28,26)		mable Logic Array) for output data conversion.
07-04	20-17	11- 8		Depending on user's PLA pattern, this port func-
	(40-37)			tions as a dual 4-bit parallel output or an 8-bit
	`	33,32)		parallel PLA output.
1	1	, ,		*
	1			Dual 4-bit parallel output: By OUTO instruction,
				4-bit data in the accumulator is output, without
•				conversion, onto the lower nibble (03-00) or upper
				nibble (07-04) of 0-Port, depending on whether the
				carry flag (CF) is "0" or "1".
1				,,
				8-bit parallel PLA output: By OUTO instruction,
				4-bit data in the accumulator and the carry flag
1		1		(CF) bit are converted into 8-bit data through the
				PLA array, and the 8-bit data is output to 0-Port.
ı				Depending on user's PLA pattern, 32 kinds of 8-bit
1				data conversions are possible. For example, it can
				be encoded into 8-segment data for LED display.
	1			Refer to Table 4 User mask options for available
				masking option.
1				G -F
R3 -R0,	25-22.	16,15,	1/0	R-Port: This port functions as four 4-bit parallel
,	(49-44)		-, -	input (non-latched)/output (latched) ports, or 16
ł		(46,44,		individual input (non-latched)/output (latched)
1		40,38)		lines, depending on instructions.
R7 -R4,	29-26,			
"",	(3-1,	(5,4,		Parallel I/O: Each 4-bit port is named R-Port #0
1	48)	2,48)		(R3-R0), R-Port #1 (R7-R4), R-Port #2 (R11-R8),
R11,	33,(7)	_ , ,		and R-Port #3 (R15-R12), and is indirectly
R10-R8,	32-30,	23-22,		addressed by the Y-register (Port #). 4-bit data
,	(6-4)	(9 <b>-</b> 7)		in the accumulator is output to an addressed port
R15-R12	37-34	`` ',		of R-Ports #0 to #3 by OUT instruction. 4-bit data
	(12,			on the addressed port is input into the accumula-
1	10-8)			tor by IN instruction. (Before IN instruction, the
	23 5/			The state of the s
		<del>L</del>		

# MB8840/40H SERIES



Table 1: PIN DESCRIPTION (Continued)

Symbol (	MB8841H MB8845H MB8844   MB8848)	(MB8846) MB8844 (MB8848)		Name & Function
R3 -R0,  R7 -R4,  R11,  R10-R8,  R15-R12	25-22, (49-44) 29-26, (3-1, 48) 33,(7) 32-30,	16,15, 13,12 (46,44, 40,38) 20-17 (5,4, 2,48)	·	port to be addressed must be set up to "1" state (input) mode).)  Individual I/O: Each line from R15 to R0 is indirectly addressed by the Y-register (Bit #). The addressed line is individually set/reset by SETR/RSTR instruction, and especially each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. The addressed line is individually testable by TSTR instruction, and each line of R-Port #2 (R11-R8) is directly testable in paticular by TSTD instruction. (Before the TSTR and TSTD instructions, the line to be addressed must be set up to "1" (input mode).)  Refer to Table 4 User mask options for available masking option.  MB8842/46: The R9 pin is common to the TC pin. and MB8844/48 R10 is IRQ pin.

Note: Parenthis number is applied to MB8845H/46/47/48.



# DIFFERENCES BETWEEN MB8840 SERIES AND MB8840H SERIES

Table 2: DIFFERENCES BETWEEN MB8840 SERIES AND MB8840H SERIES

Device Item	MB8840 Series	MB8840H Series
Operating Frequency Range (Minimum Instruction Execution Time)	with prescaler (12µs to 3µs)	fc=0.5MHz to 3MHz without prescaler, or 4Mz to 8MHz with prescaler (3µs to 1.5µs)
Clock Circuit Configuration	Crystal/Ceramic oscillation Vcc EX X 777	Crystal/Ceramic oscillation  EX X
	External clock EX X drive	External clock EX X drive Dpen
K-Port Input Level	Standard threshold input	Standard or high threshold input (Mask option)
Output Port Level During Reset	High level (Fixed)	High or low level (Mask option) (00-3 & R0-3 are fixed at high)
Output Port Type (O-, P-, and R-Ports)	<ul> <li>Standard open-drain</li> <li>Standard pull-up</li> <li>High-current open-drain (Mask option)</li> </ul>	Standard open-drain Standard pull-up High-current open-drain High-current pull-up 12V-interface open-drain (Mask option)
Members	· MB8842M/-PSH, MB8846M · MB8843M/-PSH, MB8847M · MB8844M/-PSH, MB8848M	· MB8841HM/-PSH, MB8845HM



### INPUT/OUTPUT CIRCUITS

All input-only pins are internally pulled up, and all output-only and input/output pins except 0-, P-, and R-Ports have push-pull output buffer (standard pull-up). 0-, P-, and R-Ports can have push-pull (standard or high-current\* pull-up) or open-drain (standard, high-current, or 12V-interface\*) buffer using mask option.

\* MB8840H series only

Table 3: INPUT/OUTPUT CIRCUITS

Pin	Circuit	Note
RESET, IRQ, TC, SI, K-Port	• Input only pin  About 500kΩ	IIL ≤ -60µA ( VCC = 5.5V VIL = 0.4V)
SC/TO	• Input/Output pin  About 500kΩ	IIL ≤ -3.2µA (VCC = 5.5V VIL = 0.4V)
so	• Output only pin	VOH ≥ 2.4V ( VCC = 4.5V
O-Ports, P-Ports, R-Ports	• Standard pull-up	VOH ≥ 2.4V ( VCC = 4.5V
	• High-current pull-up (MB8841H/45H)	VOH ≥ 2.4V (VCC = 4.5V IOH = -200μA) VOL ≤ 0.4V (VCC = 4.5V IOL = 1.8mA) VOL ≤ 2.0V (VCC = 4.5V IOH = 20 mA)

Table 3: INPUT/OUTPUT CIRCUITS (Continued)

Pin	Circuit	Note
O-Ports, P-Ports, R-Ports	• Standard open-drain	VOL ≤ 0.4V (VCC = 4.5V IOL = 1.8mA) (With 5kΩ pull-up resister)
	• High-current open-drain	VOL ≤ 0.4V (VCC = 4.5V IOL = 1.8mA VOL ≤ 2.0V (VCC = 4.5V IOH = 20 mA (With 5kΩ pull-up resistor)
	• 12V interface open-drain (MB8841H/45H)	VOL ≤ 0.4V (VCC = 4.5V IOL = 1.8mA) (With 5kΩ pull-up resistor)

# USER MASK OPTIONS

The MB8840 series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 4: MB8840 SERIES USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note
Clock Prescaler	CLK	No	0	f <sub>C</sub> =0.5 MHz to 2.0 MHz
		Yes	1	f <sub>C</sub> =1.0 MHz to 4.0 MHz
Output PLA Data	SPLA	4-bit parallel output	0	
		8-bit parallel output	1	Customer's output PLA data is needed.
Serial Port Output Latch	SRL	No	0	•
-		Yes	1	
Output Port Type	PORT	Standard open-drain	0/L	Output port circuit option selected must be the same for
		Standard pull-up	1/M	all 0-, P-, and R-Ports.
		High-current open-drain	2/K	



# USER MASK OPTIONS

The MB8840H series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 4: MB8840H SERIES USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note
Clock Prescaler	CLK	No	0	f <sub>C</sub> =0.5 MHz to 3.0 MHz
116362161		Yes	1	f <sub>C</sub> =1.0 MHz to 6.0 MHz
Oscillator Circuit	osc	Crystal/ceramic OSC or external clock*	0	* When only external clock drive is used, we recommend RC-network oscillator.
		RC-network OSC or external clock*	1	We recommend no clock prescaler.
Output PLA Data	SPLA	4-bit parallel output	0	
		8-bit parallel output	1	Customer's output PLA data is needed.
Serial Port Output Latch	SRL	No	0	
		Yes	1	
Output Port Type	PORT	High-current open-drain	1/K	Output port circuit option selected must be the same for
		Standard open-drain	2/L	all 0-, P-, and R-Ports.
		Standard pull-up	3/M	
		12V interface open-drain	4/G	
		High-current pull-up	5/T	
Output Port Level During	RST	Low	0	
Reset		High	1	03-00 and R3-R0 fixed high.
K-Port Input Threshold	STOP	Standard threshold	0	VIH=2.0V to VCC VIL=0.3V to 0.8V
Level		High threshold	1	VIH=2.4V to VCC VIL=-0.3V to 1.2V

#### NOTES ON OPERATION

#### · Treatment of Unused Pins


Unused input pins should be pulled up or down with external resistors or they may cause some malfunction. (However, the X pin should be open when an external clock oscillator is used.)

### · Special Function of 00 Pin

The 00 pin has another function as a test terminal, in <u>addition</u> to its normal function 0-Port. If the 00 pin is forced low while the  $\overline{\text{RESET}}$  pin is low, the MCU is placed in the test mode. Therefore, the 00 pin should not be forced low while the  $\overline{\text{RESET}}$  pin is low (when all output ports are initialized).

Especially when the open-drain is selected for the output port option, the 00 pin should be externally pulled up because such open-drain outputs are subject to noise disturbance, if left floating.

At least 2 instruction cycles are required to change 00 pin from high to low after releasing reset (RESET: Low - High)



#### • Supply Voltage

Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for the power supply:

- (1)  $\dot{V}_{CC}$  ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz): Less than 10% of typical  $V_{CC}$  value.
- (2)  $V_{\rm CC}$  transient change rate (such as at switching of power supply): Less than 0.1V/ms.

#### INSTRUCTION SET DESCRIPTION

The MB8840 and MB8840H series instruction set includes 70 (69) instructions, 93% of which are single-byte and single-cycle, and 7% two-byte and two-cycle. The MB8840 and MB8840H series instruction set is exactly the same as the MB8850 series instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- Constant transfer
- · Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- Flag manipulation
- Other

Tables 5 and 6 summarize the MB8840 and MB8840H series instruction set.

Table 5: INSTRUCTION SET SUMMARY

	Mnemo	nic	Code	Fla	g/St	atus	Byte/	Operation
	+oper	and	(Hex.)	ZF	CF	ST	Cycle	•
Register-	TATH		05	•	•	•	1/1	TH←(AC)
to-	TATL		06	•	•	•	1/1	TL+(AC)
Register	TAS	- 1	07		•	.	1/1	SB←(AC)
Transfer	TAY		04	•	•	•	1/1	Y←(AC)
	TSA		17	1	•	•	1/1	AC+(SB)
	TTHA	- 1	15	1	•	•	1/1	AC←(TH)
	TTLA		16	t			1/1	AC+(TL)
	TYA		14	ţ.	•	•	1/1	AC+(Y)
	XX		1B	I*1	•	•	1/1	(AC)≠(X)
Register-	Ĺ		OD	1	•	•	1/1	$AC+\{M(X,Y)\}$
to-	LS	ļ	2B	1			1/1	$SB \leftarrow \{M(X,Y)\}$
Memory	ST		1D	•	•	•	1/1	$M(X,Y)\leftarrow(AC)$
Transfer	STDC		1A	‡*2	•	†C	1/1	M(X,Y)+(AC), $Y+(Y)-1$
	STIC		OA	1*2		ţC	1/1	M(X,Y)+(AC), $Y+(Y)+1$
	STS	- 1	2A	1	•	•	1/1	$M(X,Y)\leftarrow(SB)$
	X		OB	1*1	•	•	1/1	$(AC) \neq \{M(X,Y)\}$
	XD	מ	50-53*	t*1	•		1/1	$(AC) \neq \{M(0,D)\}; D=0 \text{ to } 3 (X=0, Y=D)$
	XYD	D	54-57*	1*2	•		1/1	$(Y) \ge \{M(0,D)\}; D=4 \text{ to } 7 (X=0, Y=D)$
Constant	CLA		90	Τ.	•	·	1/1	AC+0 (Included in LI instruction)
Transfer	LI		90-9F*		•	•	1/1	AC←imm; imm=0 to 15
	LXI	imm	58-5F*	1		٠.	1/1	X3+0, X2 to X0+imm; imm=0 to 7
	LYI	imm	80-8F%	ı			1/1	Y ←imm; imm=0 to 15
Arithmetic	ADC		0E	1	I	ıc	1/1	$AC+(AC)+\{M(X,Y)\}+(CF)$
& Logical	AI	imm	70-7F*	t	1	↑C	1/1	AC+(AC)+imm; imm=0 to 15
Operations	AND		0F	1		ΙZ	1/1	$AC+(AC)$ { $M(X,Y)$ }
	С		2E	ţ	1	ĮΖ	1/1	$\{M(X,Y)\}-(AC)$
	CI	imm	BO-BF*		1	ΙZ	1/1	imm-(AC); imm=0 to 15
	CYI	ima	AO-AF*	ţ	t	ΙZ	1/1	imm-(Y); imm=0 to 15
	DAA		10	•	1	ţC	1/1	AC+(AC)+6 if $(AC)>9$ or $(CF)=1$
æ	DAS		11		1	ţС	1/1	AC+(AC)+10 if $(AC)>9$ or $(CF)=1$
	DCA		7F	î	1	†C	1/1	AC+(AC)+15 (Included in AI instruc-
	DCM		19	t l		†C	1/1	$M(X,Y)+\{M(X,Y)\}-1$ tion)
	DCY		18	•		†C	1/1	Y←(Y)-1
	EOR		2F	1	•	ΙZ	1/1	$AC+\{M(X,Y)\}\Theta(AC)$
						•		<u> </u>

Table 5: INSTRUCTION SET SUMMARY (Continued)


	Mnemonic				atus	Byte/	Operation
	+Operand		ZF	CF	ST	Cycle	
Arithmetic		71	Ī	Ţ	†C	1/1	AC+(AC)+1 (Included in AI instruc-
& Logical	ICM	09	Ī	•	†C	1/1	$M(X,Y)+\{M(X,Y)\}+1$ tion)
Operation	ICY	08	Ì	•	1C	1/1	Y←(Y)+1
•	NEG	2D	•	•	↓Z	1/1	AC+(AC)+1
	OR	1F	1	•	ĮΖ	1/1	$AC+\{M(X,Y)\}\cup(AC)$
	ROL.	OC	1	Ţ	τC	1/1	
						-, -	(CF) A C
	ROR	1C	Î	t	l ↓c l	1/1	
	NO.				"	-/-	, A, C, CF
ŀ	SBC	1E	1	1	†C	1/1	$AC+\{M(X,Y)\}-(AC)-(CF)$
Bit	RBIT bp	34-37*			<del>  • •  </del>	1/1	${M(X,Y)}bp+0; bp=0 to 3$
Manipula-	SBIT bp	30-33*			I . I	1/1	{M(X,Y)}bp+1; bp=0 to 3
tion	TBA bp	4C-4F*		-	ΙZ	1/1	(AC)bp-1 ; bp=0 to 3
CION	TBIT bp	38-3B*			ίz	1/1	{M(X,Y)}bp-1; bp=0 to 3
Control	EN imm		•	· ·		2/2	Enable the internal resources by
COULTE	EN IIII	3EFF*	-	· .		2/2	the operand byte (2nd byte); *3
	DIS imm			١.	١. ا	2/2	Disable the internal resources by
	DT2 111111		•	'	1	2/2	the operand byte (2nd byte); *3
		3FFF*					
Input/	IN	13	1	١.	•	1/1	AC+(R)Y; Y=0 to 3 (Port #)
Output	INK	12	ţ	·	•	1/1	AC+(K)
	OUT	03	•	١.	•	1/1	(R)Y+(AC); Y=0 to 3 (Port #)
	OUTO *4	01	•	•	•	1/1	O+OPLA(AC, CF);
							OPLA: Output PLA function determined
	OUTP	02	• _			1/1	P←(AC) by PLA pattern
	RSTD d	44-47*	•	•	•	1/1	(R)d+0; d=0 to 3 (Bit # of Port #0)
	RSTR	22	•	٠.	١.	1/1	(R)Y+0; Y=0 to 15 (Bit #)
	SETD d	40-43*			1 .	1/1	(R)d+1; d=0 to 3 (Bit # of Port #0)
	SETR	20	•			1/1	(R)Y+1; Y=0 to 15 (Bit #)
	TSTD d	48-4B*	•	•	ΙZ	1/1	(R)d-1; d=8 to 11 (Bit #) (R)Y-1; Y=0 to 15 (Bit #)
	TSTR	24			12	1/1	(R)Y-1; Y=0 to 15 (Bit #)
Branch	CALL add		•		· -	2/2	If ST=1, Subroutine Call for addr;
22 411511		67FF *				_, _	addr=0 to 2047
				1	1		ST=0, Not Subroutine Call.
	JMP addr	CO-FF%	-	٠.	<del>  .                                   </del>	1/1	If ST=1, Branch to addr; addr=0 to
	Jiir addi	CO II		· ·		1/1	ST=0, No Branch.
	JPA addr	3000-		١.	١.	2/2	Branch always to addr on page #n;
	JFA addr	3DFF *		-	'	2/2	addr=(AC) x 4, n=0 to 31
	TDT . 11.					212	If ST=1, Branch to addr;
	JPL addr		٠.	'	1 .	2/2	addr=0 to 2047
		6FFF *	l		1	ŀ	
				<u> </u>	ļ		ST=0, No Branch.
	RTI	3C	٠.	١.	1 .	1/1	Return From Interrupt Routine
	RTS	2C	٠		<u> </u>	1/1	Return From Subroutine
Flag	RSTC	23		1	·z	1/1	CF+0
Manipula-	SETC	21		1	·z	1/1_	CF+1
tion	TSTC	28	•	·	1CF	1/1	(CF)-1
	TSTI	25	١.	•	IIF	1/1	(IF)-1, (If TRQ=L, IF=1)
	TSTS	27		١.	1SF	1/1	(SF)-1, SF+0
	TSTV	26		.	↓VF	1/1	(VF)-1, VF+0
	TSTZ	29		.		1/1	(ZF)-1



# Table 5: INSTRUCTION SET SUMMARY (Continued)

#### Notes:

\*1: ZF is set or reset depending on contents of AC after instruction execution.\*2: ZF is set or reset depending on contents of Y after instruction execution.\*3: Each bit of the operand (the second byte) functions as follows:



\*4: MB8841H/43/45H/47



# Symbols and Abreviations

<u> </u>	24010115
Symbols	Meaning
<del>-,</del>	Is transferred to
*	Is exchanged with
+	Arithmetic plus
<u>-</u>	Arithmetic minus
<del>0</del>	Logical exclusive or
ñ	Logical OR
<u>U</u>	Logical AND
(Overline)	Negation
( )	Contents of parenthesis
` <b>†</b> ´	Set to "1" always
+	Set to "0" always
<b>‡</b>	Affected (set or reset) by operation results
<b>+</b> C	Set to "0" due to carry (not carry flag)
<b>↓CF</b>	Set to "0" due to carry flag Set to "0" due to interrupt flag Set to "0" due to interrupt flag
<b>↓IF</b>	Set to "0" due to interrupt flag
<b>↓SF</b>	Set to "0" due to serial buffer full/empty flag
<b>↓VF</b>	Set to "0" due to timer/counter overflow flag
<b>↓</b> Z	Set to "0" due to zero (not zero flag)
<b>↓ZF</b>	Set to "0" due to zero flag
•	Not affected
Abbreviations	Meaning
AC	Accumulator
addr	Jump address
р́Б	Bit pointer (that is part of the instruction code)
C	Carry
CF	Carry flag
d	Direct line number (that is part of the instruction code)
<u>D</u> _	Direct data memory address (that is part of the instruction code)
ĪF	Interrupt flag
imm	Immediate data
IRQ	Interrupt request
K	K-Port (K3 to K0)
LSB	Least significant bit
M(X,Y)	Data memory (RAM) location indirectly addressed by data pointer
M(O D)	(X- and Y-registers)
M(0,D)	Data memory (RAM) location directly addressed by "D" bits in the
MSB	instruction code, in page #0 (X=0)
0	Most significant bit 0-Port (07 to 00)
OPLA	Output programmable logic array
P	P-Port (P3-P0)
Ř	R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R15-R12)
(R)Y; Y=n	① R-Port #n specified by Y-register (Y=0 to 3)
(,-,	② R-Port bit n specified by Y-register (Y=0 to 15)
(R)d; d=n	R-Port bit n specified by "d" bits in the instruction code
SB	Serial buffer register
SF	Serial buffer full/empty flag
ST	Status flag
TH	Timer/counter high nibble
TL	Timer/counter low nibble
VF	Timer/counter overflow flag
X	X-register (that indicates page # in data memory RAM)
Xn	The n-th bit of X-register
Y	Y-register
Z	Zero 1-23
ZF	Zero flag



# Table 6: INSTRUCTION CODE SUMMARY

Table	DIE 6: INSTRUCTION COME SCHEBAL															
L	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	NOP	ouro	* OUTP	OUT	TAY	ТАТН	TATL	TAS	ICY	ICM	STIC	x	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTHA	TTLA	TSA	DCY	DCM	STDC	хх	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	TSTI	TSTV	TSTS	TSTC	TSTZ	STS	LS	RTS	NEG	С	EOR
3		SBIT RBIT bp bp							BIT bp		RTI	JPA addr	EN imm	DIS imm		
4	SETD RSTD d d									STD d				BA bp		
5		XD XYD D											XI .mm			
6					LL ldr		JPL addr									
7									I .mm							(DCA)
8		· ·				,			YI .mm							
9	(CLA)	! ! !							.I .mm							
A						·····			YI mm							
В									CI Lmm							
С																
D									МР							
E	addr															
F		<u> </u>														
Note	es:		: 1-b	yte/1	-cycle	e inst	truct	ion		:	2-by	te/2-	cycle	inst	ructio	on

E				
F				
Note	: 1-byte/1-cycle ins 841H/43/45H/47 only	truction	2-byte/2-cycle	instruction

# PRODUCT LINEUP AND DEVELOPMENT TOOLS

The MB8840 and MB8840H series consists of the MB8842/46, MB8843/47, MB88844/48, and MB8841H/45H. The MB88850U1/U2 are available as piggyback EPROM evaluation devices. See Table 7

Table 7: MB8840 AND MB8840H SERIES PRODUCT LINEUP & DEVELOPMENT TOOLS

	MB8841HM/-PSH	MB8842M/-PSH	MB8843M/-PSH	MB8844M/-PSH
	(MB8845HM)	(MB8846M)	(MB8847M)	(MB8848M)
ROM Size	2K x 8 bits	2K x 8 bits	1K x 8 bits	1K x 8 bits
1	(On-chip	(On-chip	(On-chip	(On-chip
	mask ROM	mask ROM	mask ROM	mask ROM
RAM Size	128 x 4 bits	128 x 4 bits	64 x 4 bits	64 x 4 bits
(Directly	(0-7)	(0-7)	(0-7)	(0-7)
addressed			, ,	, ,
locations)				
I/O Port:	Total 37 lines	Total 25 lines	Total 37 lines	Total 25 lines
-Input only port	4	4	4	4
-Output only port	12	8	12	8
-I/O port	16	11	16	11
-Control port:	Total 5 lines	Total 2 lines	Total 5 lines	Total 2 lines
SI	Yes	No	Yes	No
<u>so</u>	Yes	No	Yes.	No
SC/TO	Yes	No	Yes	No
IRQ	Yes	Yes	Yes	Yes
RESET	Yes	Yes	Yes	Yes
Output Port Type	· STD O/D	· STD O/D	· STD O/D	· STD O/D
of O-, P-, R-Port	· STD P/U	· STD P/U	· STD P/U	· STD P/U
j l	· H/C O/D	· H/C O/D	H/C O/D	· H/C O/D
	· H/C P/U			, ,
	· 12V O/D			
	(Mask option)	(Mask option)	(Mask option)	(Mask option)
Output PLA	33 patterns	33 patterns	33 patterns	33 patterns
Pattern	· Dual 4-bit	• Dual 4-b∴t	· Dual 4-bit	· Dual 4-bit
	parallel	parallel	parallel	parallel
i l	output	output	output	output
i	· 8-bit PLA	· 8-bit PLA	· 8-bit PLA	· 8-bit PLA
	output	output	output	output
	(32 patterns)	(32 patterns)	(32 patterns)	(32 patterns)
Stack Depth	4 levels	4 levels	4 levels	4 levels
(Nesting level)				
Timer/Counter:	Yes	Yes	Yes	Yes
-Buffer size	8 bits	8 bits	8 bits	8 bits
-Clock source	Internal/	Internal/	Internal/	Internal/
	External	External	External	External
Serial I/O:	Yes	No	Yes	No
-Buffer size	4 bits	4 bits	4 bits	4 bits
-Clock source	Internal/	-	Internal/	-
1	External		External	
-Output latch				
ourbar raren	Yes/No (Mask option)	-	Yes/No	_



Table 7: MB8840 AND MB8840H SERIES PRODUCT LINEUP & DEVELOPMENT TOOLS (Continued)

	MB8841HM/-PSH	MB8842M/-PSH	MB8843M/-PSH	MB8844M/-PSH
	(MB8845HM)	(MB8846M)	(MB8847M)	(MB8848M)
Clock Generator:	Yes	Yes	Yes	Yes
-Oscillator type	· Crystal/	· Crystal/	· Crystal/	· Crystal/
OBCITION OFF	External	RC-network/	RC-network/	RC-network/
	· RC-network/	External	External	External
	External			
-Clock frequency	0.5MHz-3MHz	0.5MHz-2MHz	0.5MHz-2MHz	0.5MHz-2MHz
(With prescaler)	(1MHz-6MHz)	(1MHz-4MHz)	(1MHz-4MHz)	(1MHz-4MHz)
Clock Prescaler	Yes/No	Yes/No	Yes/No	Yes/No
(Divid-by-two)	(Mask option)	(Mask option)	(Mask option)	(Mask option)
Interrupt	Yes	Yes	Yes	Yes
Functions:				
-Nesting level	Single level	Single level	Single level	Single level
-Interrupt source	3 sources	3 sources	3 sources	3 sources
Instruction Set:				
-Number	70	69	70	69
-Length/cycle	1/1 or 2/2	1/1 or 2/2	1/1 or 2/2	1/1 or 2/2
Min. Instruction	2μs at 3MHz	3μs at 2MHz	3µs at 2MHz	3µs at 2MHz
Execution Time	(Without	(Without	(Without	(Without
	prescaler)	prescaler)	prescaler)	prescaler)
Power Supply	Single +5V	Single +5V	Single +5V	Single +5V
		200	2092	2000 50 17000
Operating Temp.	-30°C to +70°C	-30°C to +70°C	-30°C to +/0 C	-30°C to +70°C
Range:			GMOC.	CMOS
Process	CMOS	CMOS	CMOS	Chos
	777 (07	· DIP-28P	· DIP-42P	· DIP-28P
Package	· DIP-42P	· SH-DIP-28P	SH-DIP-42P	· SH-DIP-28P
]	· SH-DIP-42P	( · OFP-48P)	(· QFP-48P)	(· QFP-48P)
2 1	(· QFP-48P)	( · QFF-40F)	( QF1 401)	1 42
Development tool:	MB2115-01 :	CRT unit (Commo	nn)	
-Hardware	MB2115-01 :	Monitor board	with keyboard (	Common)
	MB2115-02 :	EPROM writer (	Common)	/
		DUE board	,	
-Software	GMUE 21 3-304 :	Inteller series	s III MDS cross	-assembler
-poitware	SM03212-M010:	CP/M-86 cross-	ssembler	
	GWUAATZ-WITZ:	PC-DOS cross-	assembler	
		CP/M-86 host er		
	SMOYYYY-GYYY	PC-DOS host en	nulator	
L	DITORANA-GAAA.	. 0 000000 0.		

Notes: STD: Standard

H/C: High-current 12V: 12V-interface 0/D: Open-drain P/U: Pull-up

# MB8840H SERIES ELECTRICAL CHARACTERISTICS

# • ABSOLUTE MAXIMUM RATINGS (MB8841H/45H)†

Parameter	C		Rating		77	P1
rarameter	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply Voltage	ACC .	-0.3		+7.0	V	
	V <sub>SS</sub>	****	0		v	
Input Voltage	V <sub>IN</sub>	-0.3		+7.0	V	
Output Voltage	VOUT	-0.3		+7.0	V	
		-0.3		+15.0	V	12V interface open-drain
Power Dissipation	PD			600	шW	
Operating Ambient Temperature	TA	-30		+70	°c	
Storage Temperature	TSTG	-55		+150	°c	

<sup>†</sup> Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### • RECOMMENDED OPERATING CONDITIONS (MB8841H/45H)

Parameter	Symbol		Value		Unit	B
rarameter	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply Voltage	v <sub>CC</sub>	4.5	5.0	5.5	V	
	VSS		0		V	
Input High Voltage	V <sub>IHS1</sub>	VSS+3.0		VCC	V	RESET, IRQ, TC, SC/TO
j	V <sub>IHS2</sub>	VSS+4.0		v <sub>CC</sub>	V	EX
	VIH	VSS+2.0		v <sub>CC</sub>	٧	R-Port, SI, K-Port (Standard threshold)
		VSS+2.4		VCC	V	K-Port(High threshold)
Input Low Voltage	V <sub>ILS1</sub>	VSS-0.3		V <sub>SS</sub> +0.8	V	RESET, IRQ, TC, SC/TO
	V <sub>ILS2</sub>	VSS-0.3		V <sub>SS</sub> +0.8	V	EX
	VIL	VSS-0.3		V <sub>SS</sub> +0.8	٧	R-Port, SI, K-Port (Standard threshold)
		VSS-0.3		V <sub>SS</sub> +1.2	V	K-Port(High threshold)
Operating Ambient Temperature	TA	-30		+70	°C	



# • DC CHARACTERISTICS (MB8841H/45H)

(Recommended operating conditions unless otherwise noted.)

Output					V	alue		
Circuit Option	Parameter	Symbol	Pin/Port	Condition	Min.	Тур.	Max.	Unit
All Outputs Port	Output High Voltage *	v <sub>OH</sub>	O-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-200µA	2.4			٧
	loreage	v <sub>OHC</sub>	0-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-10μA	4.0			V
	Output Low Voltage **	v <sub>OL</sub>	0-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OL</sub> =1.8mA			0.4	٧
	Input Leakage Current *	IIL	R-Port, SC/TO	V <sub>CC</sub> =5.5V V <sub>IL</sub> =0.4V			3.2	mА
			EX, K-Port, RESET, IRQ, TC, SI	V <sub>CC</sub> =5.5V V <sub>IL</sub> =0.4V			-60	μА
	Power Dissipation	PD		V <sub>CC</sub> =5.5V		350		шW

- \* When an open-drain output option is used, 0, P, R-Ports is excluded from the Vow and I<sub>TT</sub> specifications.
- from the  $V_{OH}$  and  $I_{IL}$  specifications. \*\* When an open-drain output is used, this parameter is specified with an external  $5k\Omega$  pull-up resistor connected.


12V- Interface	Output Leakage Current (Off state)	I <sub>leak</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =5.5V V <sub>OH</sub> =13.2V	40	μA
Open-drain	Output Low Voltage	v <sub>OL</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =4.5V I <sub>OL</sub> =1.8mA	0.4	V
High Current Pull-up	Output Low Voltage	v <sub>OL</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =4.5V I <sub>OL</sub> =20mA	2.0	٧
High Current Open-Drain	Output Leakage Current (Off state)	Ileak	O-Port, P-Port, R-Port	V <sub>CC</sub> =5.5V V <sub>OH</sub> =5.5V	20	μА
	Output Low Voltage	v <sub>OL</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =4.5V I <sub>OL</sub> =20mA	2.0	V
Standard Open-drain	Output Leakage Current (Off state)	I <sub>leak</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =5.5V V <sub>OH</sub> =5.5V	20	μА




# • AC CHARACTERISTICS (MB8841H/45H)


CLOCK TIMING (Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Pin	Condition		lue Max.	Unit	Remarks
Clock Frequency	fc	EX,	Crystal/ceramic OSC, RC-network	0.5	3		Without prescaler
			OSC or external clock drive: Figs. 6 and 7	1	6	MHz	With prescaler
Clock Cycle Time	tcyc	EX, X	Figs. 6 and 7	0.33	2	μз	
Input Clock Pulse Width	PWCH, PWCL	EX	External clock drive(with X	140		ns	Without prescales
			open): Figs. 6 and 7	70	_		With prescaler
Input Clock Rise/Fall Time	t <sub>cr</sub> , t <sub>cf</sub>	EX	External clock drive(with X open): Figs. 6 and 7	5	200	ns	





- \* When the RC-network oscillator is used, the following conditions must be 1) The prescaler is not used.
- 2) V<sub>CC</sub>=5V±10%
  3) T<sub>A</sub>=-30°C to +70°C
  4) f<sub>C</sub> does not exceed 3MHz (Max. clock frequency is about 2.4MHz at V<sub>CC</sub>=5V and T<sub>A</sub>=25°C.)






Ma+ . .

When the RC-network oscillator is used, the following conditions must be met:

1) The prescaler is not used. 2) VCC=5V±10%

3)  $T_A=-30$ °C to 70°C 4)  $f_C$  does not exceed 2.4 MHz.

Fig. 9: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE)



#### Notes

- The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a typical crystal resonator is used. This chart gives an target value of the external capacitor to realize the desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusted to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

1-30


# OUTPUT TIMING (MB8841H/45H)


(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condi-	Va	Unit	
		TIM/TOIL	tions	Min.	Max.	Unit
0-, P-, R-Port		P3-P0,07-	Fig. 10		1000	ns
Delay Time	<sup>T</sup> PDL	00, R15-R0			350	
Serial Port	<sup>t</sup> SDH	SO	Fig. 10		600	ns
Delay Time	tSDL				600	

# Notes:

- 1. A  $5k\Omega$  pull-up is required when open-drain output is used.
- 2. All the output loading values are 100pF + 1TTL. See figure below.








# INPUT TIMING (MB8841H/45H)

(Recommended operating conditions unless otherwise noted.)

		D1 - /D	0	Va	lue	Unit
Parameter	Symbol	Pin/Port	Conditions	Min.	Max.	Onic
Input Data Setup Time	tDS	K-Port, R-Port,	Fig. 11	t <sub>cyc</sub> +1000		ns
Input Data Hold Time	<sup>t</sup> DH	SI			t <sub>cyc</sub> -50	
Device Control Setup Time	<sup>t</sup> CS	RESET	Fig. 11		2t <sub>cyc</sub> -200	ns
•		ĪRQ			t <sub>cyc</sub> -200	
Device Control Hold Time	tCH	RESET	Fig. 11	2t <sub>cyc</sub> +50		ns
		ĪRO		t <sub>cyc</sub> +50		
Timing Input Setup Time	<sup>t</sup> TS	TC	Fig. 11		2t <sub>cyc</sub> -200	ns
Timing Input Hold Time	<sup>t</sup> TH	TC	Fig. 11	2t <sub>cyc</sub> +50		ns
Control Signal Rise and Fall Time	tCNr, tCNf	SC/TO, IRO	Fig. 11	Should be	less than 20	Ons





### MB8840 SERIES ELECTRICAL CHARACTERISTICS

### • ABSOLUTE MAXIMUM RATINGS (MB8842/43/44/46/47/48)†

Parameter	Symbol		Rating		Unit	Remarks
	Symbol	Min.	Тур.	Max.	7 01116	
Supply Voltage	Vcc	-0.3		+7.0	V	
	v <sub>ss</sub>		0		v	
Input Voltage	VIN	-0.3		+7.0	v	
Output Voltage	V <sub>OUT</sub>	-0.3		+7.0	V	
Power Dissipation	PD			600	m.W	
Operating Ambient Temperature	TA	-30		+70	°C	·
Storage Temperature	TSTG	<b>-</b> 55		+150	°C	

<sup>†</sup> Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# • RECOMMENDED OPERATING CONDITIONS (MB8842/43/44/46/47/48)

Parameter	Symbol		Value		Unit	Pala-
rarameter		Min.	Тур.	Max.	Onic	Remarks
Supply Voltage	ACC	4.5	5.0	5.5	V	
_	v <sub>ss</sub>		0		V	1.00
Input High Voltage	V <sub>IHS1</sub>	VSS+3.0		V <sub>CC</sub>	V	RESET, IRQ, TC, SC/TO
	V <sub>IHS2</sub>	VSS+4.0		ACC	٧	X
	AIH	VSS+2.0		V <sub>CC</sub>	V	R-Port, SI, K-Port
Input Low Voltage	V <sub>ILS1</sub>	VSS-0.3		V <sub>SS</sub> +0.8	V	RESET, IRQ, TC, SC/TO
	V <sub>ILS2</sub>	VSS-0.3		V <sub>SS</sub> +0.8	٧	X
	VIL	VSS-0.3		V <sub>SS</sub> +0.8	V	R-Port, SI, K-Port
Operating Ambient Temperature	TA	-30		+70	°C	



• DC CHARACTERISTICS (MB8842/43/44/46/47/48) (Recommended operating conditions unless otherwise noted.)

Output					V	alue		
Circuit Option	Parameter	Symbol	Pin/Port	Condition	Min.	Тур.	Max.	Unit
All Outputs	Output High Voltage *	v <sub>OH</sub>	O-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-200µA	2.4			V
	J	v <sub>OHC</sub>	0-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-10μA	4.0			٧
	Output Low Voltage **	A <sup>OT</sup>	0-,P-,R-Ports SC/TO, SO	V <sub>CC</sub> =4.5V I <sub>OL</sub> =1.8mA			0.4	V
	Input Leakage Current *	IIL	R-Port, SC/TO	V <sub>CC</sub> =5.5V V <sub>IL</sub> =0.4V			3.2	mА
			X, K-Port, RESET, IRQ, TC, SI	V <sub>CC</sub> =5.5V V <sub>IL</sub> =0.4V			-60	μА
	Power Dissipation	PD		V <sub>CC</sub> =5.5V		300		шW

- \* When an open-drain output option is used, 0, P, R-Ports is excluded from the  $V_{\rm OH}$  and  $I_{\rm IL}$  specifications.
- \*\*\* When an open-drain output is used, this parameter is specified with an external  $5k\Omega$  pull-up resistor connected.

High Current	Output Leakage Current (Off state)	I <sub>leak</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =5.5V V <sub>OH</sub> =5.5V	20	μA
Open-Drain	Output Low Voltage	v <sub>OL</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =4.5V I <sub>OL</sub> =20mA	2.0	v
Standard Open-drain	Output Leakage Current (Off state)	I <sub>leak</sub>	O-Port, P-Port, R-Port	V <sub>CC</sub> =5.5V V <sub>OH</sub> =5.5V	20	μА

# • AC CHARACTERISTICS (MB8842/43/44/46/47/48)

CLOCK TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol P	Pin	Condition	Va	lue	Unit	Remarks		
rarameter			Condition	Min.	Max.	Onit	Kemarks		
Clock Frequency	f <sub>c</sub>	EX, X	Crystal/ceramic OSC, RC-network	0.5	2		Without prescaler		
			OSC or external clock drive: Figs. 12 and 13	1	4	MHz	With prescaler		
Clock Cycle Time	tcyc	EX, X	Figs. 12 and 13	0.5	2	μs			
Input Clock Pulse Width	PWCH,	х	External clock drive(EX pin	225		ns	Without prescaler		
			grounded) Figs. 12 and 13	100			With prescaler		
Input Clock Rise/Fall Time	t <sub>cr</sub> ,	x	External clock drive(EX pin grounded) Figs. 12 and 13	5	200	ns			




Fig. 13: CLOCK CIRCUIT CONFIGURATIONS

- (1) Crystal/Ceramic Oscillator
- (2) RC-Network Oscillator\*
- (3) External Clock Drive


- \* When the RC-network oscillator is used, the following conditions must be 1) The prescaler is not used.

  - 2) V<sub>CC</sub>=5V±10%
    3) T<sub>A</sub>=-30°C to +70°C
    4) f<sub>C</sub> does not exceed 2MHz (Max. clock frequency is about 1.6MHz at V<sub>CC</sub>=5V and T<sub>A</sub>=25°C.)

1-35



Fig. 14: RC-NETWORK OSCILLATOR CHARACTERISTICS (EXAMPLE)




### Note:

When the RC-network oscillator is used, the following conditions must be met:

- 1) The prescaler is not used. 2)  $V_{CC}=5V\pm10\%$
- 3)  $T_A=-30$ °C to 70°C 4)  $f_C$  does not exceed 1.6 MHz.

Fig. 15: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE)



Oscillation Frequency f (MHz)

### Notes:

- 1) The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a typical crystal resonator is used. This chart gives an target value of the external capacitor to realize the desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusted to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

1-36


# **OUTPUT TIMING (MB8842/43/44/46/47/48)**


(Recommended operating conditions unless otherwise noted.)

Parameter	Chal	Pin/Port	Condi-	Val	Unit		
rarameter Symb		PIN/POPU	tions	Min.	Max.	7 01112	
0-, P-, R-Port	t <sub>PDH</sub>	0-,P-,	Fig. 16		1000	ns	
Delay Time	<sup>t</sup> PDL	R-Port			350		
Serial Port	ESDH	SO(MB8843/	Fig. 16		600	ns	
Delay Time	tSDL	47)	_		600		

#### Notes:

- 1. A  $5k\Omega$  pull-up is required when open-drain output is used.
- 2. All the output loading values are 100pF + 1TTL. See figure below.









INPUT TIMING (MB8842/43/44/46/47/48) (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Conditions	Va	lue	Unit	
rarameter	SAMPOI	Fill/Forc	Conditions	Min. Max.		7 0411	
Input Data Setup Time	<sup>t</sup> DS	K-Port, R-Port,	Fig. 17	t <sub>cyc</sub> +1000		ns	
Input Data Hold Time	t <sub>DH</sub>	SI(MB8843/ 47)			t <sub>cyc</sub> -50		
Device Control Setup Time	<sup>t</sup> CS	RESET	Fig. 17		2t <sub>cyc</sub> -200	ns	
-		ĪRQ			t <sub>cyc</sub> -200		
Device Control Hold Time	<sup>t</sup> CH	RESET	Fig. 17	2t <sub>cyc</sub> +50		ns	
		TRQ		t <sub>cyc</sub> +50			
Timing Input Setup Time	tTS	TC	Fig. 17		2t <sub>cyc</sub> -200	ns	
Timing Input Hold Time	tTH	TC	Fig. 17	2t <sub>cyc</sub> +50		ns	
Control Signal Rise and Fall Time	tCNr,	IRQ, RESET, TC, SC/TO( MB8843/47)	Fig. 17	Should be less than 200ns			




### PACKAGE DIMENSIONS

• MB8841HM/43M: 42-PIN PLASTIC STANDARD DIP



• MB8841H-PSH/43-PSH: 42-PIN PLASTIC SHRINK DIP




1-39




#### PACKAGE DIMENSIONS


• MB8842M/44M: 28-PIN PLASTIC STANDARD DIP




• MB8842-PSH/44-PSH: 28-PIN PLASTIC SHRINK DIP



# PACKAGE DIMENSIONS(Continues)



• MB8850U1/U2-C AND MB8850H-C: 42-PIN CERAMIC MODULE



1-41