

ES2Q Block Diagram

01

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND
- LAYER 8 : BOT

BATT CONNECTOR PG 38

AC JACK & BATT CHARGER PG 37

DC/DC +3VSUS +5VSUS PG 35

DC/DC +3VPCU +5VPCU PG32

DC/DC +1.05V +1.5V PG 34

CLK Gen. ICS9LPR600 PG 2

Merom (479 Micro-FCPGA) PG 3,4

CPU VR PG 31

MEM CLK BUF ICS9P935 PG 2

SiS M672 Integrated VGA Function 847 TEBGA (35X35) PG 6,7,8,9

SIS 307ELV PG 10

LCD Connector PG 20

2nd Display Conn. PG 20

DDRII-SODIMM1,2 PG 12

CRT PG 19

SATA - HDD PG 26

SiS 968 570 TEBGA (27X27) PG 13,14,15,16

PHY 10/100 RTL8201BL PG 27

TR/RJ45 PG 27

ODD CD-ROM PG 26

Mini PCI-E Card PG 28

Express Card PG 23

Realtek ALC268 PG 24

USB Connector PG 28

RTS5158 (Multi Card Controller) PG 22

SD
MMC
MS


AUDIO Amplifier AN12948A PG 25

MDC Conn. PG 24

KBC IT8512 PG 29





Internal Speaker PG 25
External HP Jack PG 25
Int. & Ext. MIC Jacks PG 24

KeyBoard PG 21
Touch Pad PG 18
SPI FLASH PG 29
Switch & LED PG 21
Lid Switch PG 20



PROJECT : ES2Q
Quanta Computer Inc.


Size	Document Number	Rev
BLOCK DIAGRAM	BLOCK DIAGRAM	1A
Date:	Monday, August 13, 2007	Sheet 1 of 41



ICS9LPR600 Functionality Table

FS4	FS3	FSL2	FSL1	FSL0	CPU	PCI	ZCLK	PCIEX	SATA
Bit4	Bit3	Bit2	Bit1	Bit0	MHz	MHz	MHz	MHz	MHz
0	0	0	0	0	266	33	125	100	100
0	0	0	0	1	133	33	125	100	100
0	0	0	1	0	200	33	125	100	100
0	0	0	1	1	166	33	125	100	100
0	0	1	0	0	333	33	125	100	100
0	0	1	0	1	100	33	125	100	100
0	0	1	1	0	400	33	125	100	100
0	0	1	1	1	200	33	125	100	100
0	1	0	0	0	266	33	133	100	100
0	1	0	0	1	133	33	133	100	100
0	1	0	1	0	200	33	133	100	100
0	1	0	1	1	166	33	133	100	100
0	1	1	0	0	333	33	133	100	100
0	1	1	0	1	100	33	133	100	100
0	1	1	1	0	400	33	133	100	100
0	1	1	1	1	200	33	133	100	100


Mem CLK Buffer




PROJECT : ES2Q
Quanta Computer Inc.

Size: Document Number: **CLOCK GENERATOR & BUFFER** Rev: 1A

Date: Monday, August 13, 2007 Sheet: 2 of 41



Populate ITP700Flex for bringup



ITP disable guidelines






Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

PROJECT : ES2Q
Quanta Computer Inc.

Size: Document Number
CPU_1

Date: Monday, August 13, 2007 Sheet 3 of 41 Rev 1A





44A VCC_CORE U21C VCC_CORE

A7	VCC[001]	VCC[068]	AB20
A8	VCC[002]	VCC[069]	AC7
A10	VCC[003]	VCC[070]	AC9
A12	VCC[004]	VCC[071]	AC12
A13	VCC[005]	VCC[072]	AC13
A15	VCC[006]	VCC[073]	AC15
A17	VCC[007]	VCC[074]	AC17
A1A	VCC[008]	VCC[075]	AC18
A1A	VCC[009]	VCC[076]	AD7
A20	VCC[010]	VCC[077]	AD9
B8	VCC[011]	VCC[078]	AD10
B10	VCC[012]	VCC[079]	AD12
B12	VCC[013]	VCC[080]	AD14
B14	VCC[014]	VCC[081]	AD15
B17	VCC[015]	VCC[082]	AD17
B18	VCC[016]	VCC[083]	AD18
B20	VCC[018]	VCC[084]	AE9
C8	VCC[019]	VCC[085]	AE10
C9	VCC[020]	VCC[086]	AE12
C12	VCC[021]	VCC[087]	AE13
C13	VCC[022]	VCC[088]	AE15
C15	VCC[023]	VCC[089]	AE17
C17	VCC[024]	VCC[090]	AE18
C1A	VCC[025]	VCC[091]	AE20
D8	VCC[026]	VCC[093]	AE9
D10	VCC[027]	VCC[094]	AE10
D12	VCC[028]	VCC[095]	AE12
D14	VCC[029]	VCC[096]	AE14
D15	VCC[030]	VCC[097]	AE15
D17	VCC[031]	VCC[098]	AE17
D18	VCC[032]	VCC[099]	AE18
E7	VCC[033]	VCC[100]	AE20
E9	VCC[034]		
F10	VCC[035]	VCCP[01]	G21
F12	VCC[036]	VCCP[02]	V6
F13	VCC[037]	VCCP[03]	J6
F15	VCC[038]	VCCP[04]	K6
F17	VCC[039]	VCCP[05]	M6
F18	VCC[040]	VCCP[06]	J21
F20	VCC[041]	VCCP[07]	K21
F7	VCC[042]	VCCP[08]	M21
F9	VCC[043]	VCCP[09]	N6
F10	VCC[044]	VCCP[10]	R21
F12	VCC[045]	VCCP[11]	R6
F14	VCC[046]	VCCP[12]	T21
F15	VCC[047]	VCCP[13]	T6
F17	VCC[048]	VCCP[14]	V21
F18	VCC[049]	VCCP[15]	W21
F20	VCC[050]	VCCP[16]	
AA7	VCC[051]	VCCA[01]	B26
AA9	VCC[052]	VCCA[02]	C26
AA10	VCC[053]		
AA12	VCC[054]		
AA13	VCC[055]	VID[0]	AD6
AA15	VCC[056]	VID[1]	AE5
AA17	VCC[057]	VID[2]	AE5
AA18	VCC[058]	VID[3]	AE4
AA20	VCC[059]	VID[4]	AE3
AB8	VCC[060]	VID[5]	AE2
AC10	VCC[061]	VID[6]	
AB10	VCC[062]		
AB12	VCC[063]		
AB14	VCC[064]	VCCSENSE	AE7 TP_VCCSENSE
AB15	VCC[065]		
AB17	VCC[066]		
AB18	VCC[067]	VSSSENSE	AE7 TP_VSSSENSE


Merom Ball-out Rev 1a

ICCODE: for Merom processors recommended design target is 44A

ICCP: 1.before vccore stable peak current is 4.5A 2.after vccore stable continue current is 2.5A



Layout Note: Place C45 near PIN B26.








U21D


A4	VSS[001]	VSS[082]	P6
A8	VSS[002]	VSS[083]	P24
A11	VSS[003]	VSS[084]	R2
A14	VSS[004]	VSS[085]	R5
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
A23	VSS[007]	VSS[088]	T1
AE2	VSS[008]	VSS[089]	T4
AE6	VSS[009]	VSS[090]	T23
B8	VSS[010]	VSS[091]	T26
B11	VSS[011]	VSS[092]	U3
B13	VSS[012]	VSS[093]	U6
B16	VSS[013]	VSS[094]	U21
B19	VSS[014]	VSS[095]	U24
B21	VSS[015]	VSS[096]	V2
B24	VSS[016]	VSS[097]	V5
C5	VSS[017]	VSS[098]	V22
C8	VSS[018]	VSS[099]	V25
C11	VSS[019]	VSS[100]	W1
C16	VSS[020]	VSS[101]	W4
C19	VSS[021]	VSS[102]	W23
C19	VSS[022]	VSS[103]	W26
C2	VSS[023]	VSS[104]	Y3
C22	VSS[024]	VSS[105]	Y6
C25	VSS[025]	VSS[106]	Y21
D4	VSS[026]	VSS[107]	Y24
D8	VSS[027]	VSS[108]	AA2
D11	VSS[028]	VSS[109]	AA5
D13	VSS[030]	VSS[111]	AA8
D16	VSS[031]	VSS[112]	AA11
D19	VSS[032]	VSS[113]	AA14
D23	VSS[033]	VSS[114]	AA16
D26	VSS[034]	VSS[115]	AA19
E3	VSS[035]	VSS[116]	AA22
E6	VSS[036]	VSS[117]	AA25
E8	VSS[037]	VSS[118]	AB1
F11	VSS[038]	VSS[119]	AB4
F14	VSS[039]	VSS[120]	AB8
F16	VSS[040]	VSS[121]	AB11
F19	VSS[041]	VSS[122]	AB13
F24	VSS[042]	VSS[123]	AB16
F5	VSS[043]	VSS[124]	AB19
F8	VSS[044]	VSS[125]	AB23
F11	VSS[045]	VSS[126]	AB26
F13	VSS[046]	VSS[127]	AC3
F16	VSS[047]	VSS[128]	AC6
F19	VSS[048]	VSS[129]	AC8
F2	VSS[049]	VSS[130]	AC11
F22	VSS[050]	VSS[131]	AC14
F25	VSS[051]	VSS[132]	AC16
G4	VSS[052]	VSS[133]	AC19
G1	VSS[053]	VSS[134]	AC21
G23	VSS[054]	VSS[135]	AC24
G26	VSS[055]	VSS[136]	AD2
H3	VSS[056]	VSS[137]	AD5
H6	VSS[057]	VSS[138]	AD8
H21	VSS[058]	VSS[139]	AD11
H24	VSS[059]	VSS[140]	AD13
J2	VSS[060]	VSS[141]	AD16
J5	VSS[061]	VSS[142]	AD19
J22	VSS[062]	VSS[143]	AD22
J25	VSS[063]	VSS[144]	AD25
K11	VSS[064]	VSS[145]	AE1
K4	VSS[065]	VSS[146]	AE4
K23	VSS[066]	VSS[147]	AE8
K26	VSS[067]	VSS[148]	AE11
L3	VSS[068]	VSS[149]	AE14
L6	VSS[069]	VSS[150]	AE16
L21	VSS[070]	VSS[151]	AE23
L24	VSS[071]	VSS[152]	AE26
M2	VSS[072]	VSS[153]	A2
M5	VSS[073]	VSS[154]	AF2
M22	VSS[074]	VSS[155]	AF6
M25	VSS[075]	VSS[156]	AF8
N1	VSS[076]	VSS[157]	AF11
N4	VSS[077]	VSS[158]	AF13
N23	VSS[078]	VSS[159]	AF16
N26	VSS[079]	VSS[160]	AF19
N3	VSS[080]	VSS[161]	AF21
P3	VSS[081]	VSS[162]	A25
		VSS[163]	AE25












Merom Ball-out Rev 1a

PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
	CPU_2	1A
Date:	Monday, August 13, 2007	Sheet 4 of 41












PROJECT : ES2Q
Quanta Computer Inc.

Size: Document Number
NB_2

Date: Monday, August 13, 2007 Sheet 7 of 41 Rev 1A





12 M_A_DQ[63:0] M_A_DM[7:0] 12 M_A_DQS[7:0] 12 M_A_DQS#[7:0] 12 M_A_A[14:0] 11,12






PROJECT : ES2Q
Quanta Computer Inc.

Size Document Number
NB_3




Date: Monday, August 13, 2007 Sheet 8 of 41 Rev 1A







HDV Signals





SIS307ELV



Single Channel to LCD



Decoupling Capacitors



PROJECT : ES2Q
Quanta Computer Inc.



Size Document Number
SIS307

Date: Monday, August 13, 2007 Sheet 10 of 41 Rev 1A


DDRII SINGLE CHANNEL.

DDRII DIMM 1

DDRII DIMM 2



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM













Table with 2 columns: SA1, SA0. Row 1: CON24, 0, 0. Row 2: CON23, 0, 1.




PROJECT : ES2Q
Quanta Computer Inc.
Date: Monday, August 13, 2007
Sheet 12 of 41
Rev 1A




PCI




MutIOL










IDE



SPI














PROJECT : ES2Q
Quanta Computer Inc.


Size	Document Number	Rev
	SB_3	1A
Date:	Monday, August 13, 2007	Sheet 15 of 41




Power / Ground










BlueTooth






 PROJECT : ES2Q Quanta Computer Inc.		Size	Document Number	Rev
			TP/BT/BOARD ID	1A
Date:	Monday, August 13, 2007	Sheet	18	of 41

CRT PORT





 PROJECT : ES2Q Quanta Computer Inc.		Size	Document Number	Rev	
			CRT	1A	
Date:	Monday, August 13, 2007	Sheet	19	of	41



LCD & 2nd display Connector







BACKLIGHT CONTROL




LID




Keyboard



System LEDs




WLAN: Blue
BT: Amber




PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
LED/KB	LED/KB	1A
Date:	Monday, August 13, 2007	Sheet 21 of 41



Support SD/MMC/MS/MSPRO cards.




Realtek FAE suggest: 6/13
 1. Delete R276/277/278/279/286.
 For they are internally pulled up/down in RTS5158.
 2. Delete C416/417/418/419/420, R281/282/284/285.
 For they may influence the timing.

PROJECT : ES2Q
Quanta Computer Inc.


Size	Document Number	Rev
	CardBus Controller	1A
Date:	Monday, August 13, 2007	Sheet 22 of 41

Express Card Conn.




* CPPE#, CPUSB# & SYSRST# are internally pulled up to AUXIN.


+1.5V_CARD Max. 650mA, Average 500mA.
 +3V_CARD Max. 1300mA, Average 1000mA.




PCI-Express TX and RX direct to connector.




Please the cap near connector.




Please the cap near pin 12 & 14(1.5VIN).




Please the cap near pin 2 & 4 (3.3VIN).




Please the cap near pin 17 (AUXIN).




Please the cap near connector.









Please the cap near pin 15 (AUXOUT).



Please the cap near pin 3 & 5 (3.3VOUT).



Please the cap near pin 11 & 13(1.5VOUT).




Near S/B


SP_STBY ON/OFF & HP_STBY ON/OFF

SP_STBY1 (33 pin)	SP_STBY2 (34 pin)	SP_STBY ON/OFF
LOW	LOW	ON
LOW	HI	OFF
HI	LOW	OFF
HI	HI	OFF


HP_STBY1 (35 pin)	HP_STBY2 (36 pin)	HP_STBY ON/OFF
LOW	LOW	ON
LOW	HI	OFF
HI	LOW	OFF
HI	HI	OFF




Panasonic
AN12948A




INT. SPEAKER



MUTE FUNCTION



CPGND -- ISOLATED GND
(For Thermal Purpose)




AGC-on-level selection



AGC_Lv1 (2 pin)	AGC_Lv2 (3 pin)	AGC ON Level	Output Po (RL=4 ohm)
LOW	LOW	9.8 dBV	2.1 W
LOW	HI	9.0 dBV	1.8 W
HI	LOW	8.1 dBV	1.5 W
HI	HI	8.0 dBV	1.0 W

AGC-recovery-time selection


AGC_Recovery1 (10 pin)	AGC_Recovery2 (11 pin)	Recovery Time
LOW	LOW	1.0 s
LOW	HI	2.0 s
HI	LOW	4.0 s
HI	HI	8.0 s



Headphone



For ESD




AGC-attack-time selection

AGC_Attack (4 pin)	Attack time
LOW	1 ms
HI	2 ms

AGC ON/OFF selection

AGC_ON/OFF (6 pin)	AGC ON/OFF
LOW	ON
HI	OFF




PROJECT : ES2Q
AUDIO-AMP.


Size: Document Number: **AUDIO-AMP.** Rev: 1A



Date: Monday, August 13, 2007 Sheet: 25 of 41

ODD CONNECTOR



SATA Connector.






PROJECT : ES2Q
Quanta Computer Inc.


Size Document Number
LAN PHY, Trans & Conn.
 Date: Monday, August 13, 2007 Sheet 27 of 41


Rev 1A

MiniCard WLAN connector



USB









PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
Date:	WLAN & USB	1A
Monday, August 13, 2007	Sheet 28 of 41	


Screw Holes



EMI for DDR DIMM.




EMI



PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
	SCREW HOLES & EMI PAD	1A
Date:	Monday, August 13, 2007	Sheet 30 of 41



(44A)

VCC_CORE/44A
OCP=50A

Reserve for power up sequence


Add layout note on pins 22 and 28 of MAX8770 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.

Distribute evenly between N side and S side, preferably on secondary side. Use differential routing away from switch nodes 8770LX1 and 8770LX2

		PROJECT : ES2Q	
		Quanta Computer Inc.	
Size	Document Number	Rev	
	VCCORE	1A	
Date:	Monday, August 13, 2007	Sheet	31 of 41


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2
/+12V_ALW



1.8VSUS/9.85A

OCP=15A

S0-S3



Fix 1.8V Output

$$R_a = V_{out} - 0.75 / 0.75 * R_b$$

Rb value from 100K to 300K ohm

V_DDR_MCH_REF

0.9V/10mA

S0-S1


SMDDR_VTERM

0.9V/1.5A

S0-S1


$$V_TRIP (mV) = R_TRIP (Kohm) * 10 (uA)$$

$$I_OCP = V_trip / R_{ds_on} + I_Ripple / 2$$




1.8V
1.75A

Add for separating 1.8V to extend 1.8VSUS shape in Layout. 6/21



Add Polymer Cap for C4 noise.




Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

VDDQSET	VDDQ(V)	VTTREF and Vtt	Note
GND	2.5	V_ vddqsns/2	DDR
V5IN	1.8	V_ vddqsns/2	DDR2
FB	adjustable	V_VDDQSNS/2	1.5V<VDDQ<3V

PROJECT : ES2Q
Quanta Computer Inc.


Size	Document Number	Rev
	1.8V/DDR VTT	1A
Date:	Monday, August 13, 2007	Sheet 33 of 41

1.2V
Iocp=10.5A




$VSET = VREF * PR139 / (PR137 + PR139)$
 $VREF = 2.75V$

1.05V/2.6A









$V_o = 0.5 (R150 + R152) / R152$





1.5V/2.6A




$V_o = 0.8 (R1 + R2) / R2$
 $R2 < 120Kohm$








Battery Charger



Battery Connector

Battery Connector



TEMP_MBAT voltage :		
	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V


MBATV voltage :	
Li-ion 4S*P	$16.8V * 40.2 / (200 + 40.2) = 2.812V$ $12.0V * 40.2 / (200 + 40.2) = 2.008V$
Ni-MH 8S1P	$8.0V * 40.2 / (200 + 40.2) = 1.34V$

MBATV voltage :

$$16.8V * 40.2 / (200 + 40.2) = 2.812V$$

$$12.0V * 40.2 / (200 + 40.2) = 2.008V$$


$$8.0V * 40.2 / (200 + 40.2) = 1.34V$$




PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
	BATTERY CNN	1A
Date: Monday, August 13, 2007		Sheet 38 of 41


SLP_S3(SUSB#):Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).
SLP_S4(SUSC#):1.Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power



2nd display audio output:
 1. S0: Codec Linein.
 2. S3-S5: Amplifier in.



S	A connected to
L	B0
H	B1




PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
	2nd audio output sel	1A
Date:	Monday, August 13, 2007	Sheet 40 of 41

ES2Q change list:

Item	Stage	Remark	Item	Stage	Remark
1	EVT	Change C252 from 0.1uF to 10pF. C252 unstuff.	37	DVT	Add R522 and R523 for different NB skus.
2	EVT	Unstuff C102 for in Merom spec this decompiling C is not recommended.	38	DVT	Del C73/C74/C75/C76/C78/C79 former for EMI.
3	EVT	Del U1, R15, R18, C16, C17.	39	DVT	Change L28 and L26 to R845 and R846. Del C422/C436/C70. For water-wave display with projector.
4	EVT	Stuff R107 for Express-LAN and Express-1394 use.	40	DVT	Add a connection to LCD connector for 2nd display Mic input to Codec.
5	EVT	Change Q15.1 connection from 5VPCU to 3VPCU.	41	DVT	Add U39 and R524 for Int. Mic on M/B and on 2nd display selection.
6	EVT	Del D39 and net AMP_Mute_2nd#.	38	DVT	Del C73/C74/C75/C76/C78/C79 former for EMI.
7	EVT	Del R430 and net AMP_PWROFF_2nd.	38	DVT	Del C73/C74/C75/C76/C78/C79 former for EMI.
8	EVT	Change U31.89 connection to U31.124 for an interrupt pin is needed here to notify EC the 2nd display is on. U31.89 NC.			
9	EVT	Del net: AudSel_EC_2nd, AMPIN_Sel_EC and AMPIN_Sel_2nd.			
10	EVT	Del D36. Connect net SERIRQ directly to U31.5.			
11	EVT	Stuff PD19.			
12	EVT	Change C606 and C607 from 27pF to 18pF.			
13	EVT	Del: U11, R158, R162, R164-R168, R170-R173, R176, R178, R179, R181, R415 and R420.			
14	EVT	Del Q18. Change R169 from 100K to 1M ohm.			
15	EVT	Add: Q30, R4100, R4102-R4111.			
16	EVT	Change the connection of U13 and U12.			
17	EVT	Del R104.			
18	EVT	Change Codec from ALC268 to ALC883 for A-A funtion used in 2nd display.			
19	EVT	PC123 and PC135 stuff.			
20	EVT	Del R143, R182, R506.			
21	EVT	Add C665 and C666.			
22	EVT	Del D37 and R425 for ALC883 do not have EAPD function.			
23	EVT	Unstuff C514 for SDHC card cannot work because of clk error.			
24	EVT	Del C566 and U27.			
25	EVT	Change L3, L4, L5 to R450, R451, R452 (0 ohm). Unstuff C73, C74, C75, C76, C78, C79.			
26	EVT	Unstuff TC1-TC9.			
27	EVT	Add D40 for an-ti pop function.			
28	EVT	Change R437 and R180 from 33ohm to 75ohm.			
29	EVT	Add Q31 Q32 R162 R166 for level shift.			
30	EVT	Change C19 from 0.01uF to 2.2uF for LCD power sequence.			
31	EVT	Unstuff R320 and stuff R118 for CLKGEN_FSL2's level was pulled down to about 2V.			
32	EVT	Change R193, R446, R444, R186, R185, R443, R183 from 100ohm to 150ohm.			
33	EVT	Add R511/R513/R517/R519 for LAN EMI debug.			
34	EVT	Add PWR_CTL_2nd to EC pin 17 for notifying EC the 2nd diaplay power-on/off switch status.			
35	DVT	Del C355 for EMI.			
36	DVT	Change U12/U13 to analog switch and add U37 and U38 for full function.			



PROJECT : ES2Q
Quanta Computer Inc.

Size	Document Number	Rev
Change List		1A
Date: Monday, August 13, 2007		Sheet 41 of 41