

Cover Sheet	1
Block Diagram	2
GPIO Spec.	3
Clock CY28324 & ATA100 IDE CONNECTORS	4
mPGA478-B INTEL CPU Sockets	5 - 6
INTEL Brookdale MCH -- North Bridge	7 - 8
INTEL ICH2 -- South Bridge	9 - 10
LPC I/O W83627HF	11
CNR RISER	12
AC'97 Codec	13
Audio Amp TL072 & GAME	14
FWH-- BIOS & VCCVID	15
SDR DIMM-168PIN DIMM1,2	16
AGP 4X SLOT (1.5V)	17
PCI SLOT 1 & 2 & 3	18
Front Panel & Connectors	19
USB & FAN Connectors	20
D-LED & AUDIO 6 CHANNEL CONTROL	21
Votlage Regulator	22
HIP6301V CPU Power (PWM)-VRM9.2	23
IO Connectors	24
Realtek RTL8100(L) LAN	25
DDR Damping	26
DDR Termination	27
DDR Termination Power	28
Jumper setting	29
Power Delivery Map	30

MS-6507

Version

1.0

10/01/2001 Update

INTEL (R) Brookdale Chipset

Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:

Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:

**INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)**

On Board Chipset:

BIOS -- FWH

LPC Super I/O -- W83627HF

Clock Generation -- CY28324

ON BOARD


SOUND--ADI1885

Expansion Slots:

AGP2.0 SLOT * 1

PCI2.2 SLOT * 3

Micro-Star	Title MS-6507	Rev 1.0
Document Number		Cover Sheet
Last Revision Date: Wednesday, October 03, 2001		Sheet 1 of 36



Micro-Star	Title MS-6507	Rev 1.0
Document Number		Block Diagram
Last Revision Date: Monday, September 24, 2001		Sheet 2 of 36

General Purpose I/O Spec.

ICH2

GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Not Implemented
GPIO 21	O	Audio 6 channel control
GPIO 22	O	Non
GPIO 23	OD	BIOS Locked/Unlocked
GPIO 24	O	Non
GPIO 25	O	Non
GPIO 26	O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	non
GPIO 29~31	I/O	Not Implemented

FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved

DLED-Super I/O


GPIO Pin	Type	Function
GP32	I/OD	DLED1
GP24	I/OD	DLED2
GP34	I/OD	DLED3
GP33	I/OD	DLED4

DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Audio	INTD#/INTE# INTA# INTB# INTC#	AD23
PCI Lan	INTC#/INTF# INTD# INTA# INTB#	AD22


Micro-Star	Title MS-6507	Rev 1.0
Document Number GPIO Spec.		
Last Revision Date: Monday, September 24, 2001		Sheet 3 of 36

CLOCK GENERATOR BLOCK

*Trace less 0.5"




Shut Source Termination Resistors




Trace less 0.2"
 49.9ohm for 50ohm M/B impedance

CLOCK STRAPPING RESISTORS




Pull-Down Capacitors




used only for EMI issue
 Trace less 0.2"

ATA100 IDE CONNECTORS


PRIMARY IDE BLOCK



SECONDARY IDE BLOCK




RESET BLOCK




Micro-Star	Title	MS-6507	Rev 1.0
	Document Number		
	Last Revision Date: Wednesday, October 03, 2001		

CPU SIGNAL BLOCK




CPU GTL REFERENCE VOLTAGE BLOCK





Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the first GTLREF Pin

CPU ITP BLOCK




CPU STRAPPING RESISTORS

ALL COMPONENTS CLOSE TO CPU




Micro-Star	Title	MS-6507	Rev	1.0
	Document Number	INTEL mPGA478-B CPU1		
Last Revision Date:		Tuesday, October 02, 2001	Sheet	5 of 36

CPU VOLTAGE BLOCK



CPU DECOUPLING CAPACITORS






PLACE CAPS WITHIN CPU CAVITY







Reserve if necessary.

PLACE CAPS WITHIN CPU CAVITY SOLDER

Micro-Star	Title MS-6507	Rev 1.0
Document Number INTEL mPGA478-B CPU2		
Last Revision Date: Wednesday, October 03, 2001		Sheet 6 of 36




Micro-Star	Title	MS-6507	Rev	1.0
Document Number		Brookdale MCH1		
Last Revision Date:		Tuesday, October 02, 2001		
Sheet		7	of 36	




Micro-Star	Title	MS-6507	Rev	1.0
Document Number		Brookdale MCH 2		
Last Revision Date:		Tuesday, October 02, 2001		
		Sheet	8	of 36


ICH2 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH2 SMI# SIGNAL



ICH2 STRAPPING RESISTORS




ICH2 REFERENCE VOLTAGE




Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space


ICH2 DECOUPLING CAPACITORS



Place one 0.1U/0.01U pair in each corner and
2 on opposite sides close to ICH2 if it fit




Distribute near the 1.8V
power pin of the ICH2




Distribute near the VCC1_8SB
Power pin of the ICH2

Micro-Star	Title MS-6507	Rev 1.0
Document Number Brookdale ICH2 PCI		
Last Revision Date: Tuesday, October 02, 2001		Sheet 9 of 36

ICH2 ASIC / RTC / AC'97 / GPIO / LPC / USB / IDE SIGNALS




ICH2 DECOUPLING CAPACITOR




Distribute near the VCC3_SB power pin of the ICH

RTC BLOCK




JBAT1 Clear CMOS	
1 - 2	Normal *
2 - 3	Clear CMOS

PROCHOT BLOCK




ICH2 STRAPPING RESISTORS




Micro-Star	Title	Rev
	MS-6507	1.0
Document Number		
Brookdale ICH2 Other		
Last Revision Date:		
Tuesday, October 02, 2001	Sheet	10 of 36


LPC SUPER I/O W83627HF




THERMAL RESISTOR BLOCK



SPEAKER BLOCK





SUPER I/O STRAPPING RESISTOR




SOUTA	L: Disable KBC	H: Enable KBC
SOUTB	L: 24MHZ	H: 48MHZ
RTSA#	L: CFAD=2E	H: CFAD=4E
DTRA#	L: PNP Default	H: PNP no Default


CHASSIS INTRUSION HEADER




DECOUPLING CAPACITOR







RESUME RESET CIRCUIT BLOCK



IR HEADER




Micro-Star	Title MS-6507	Rev 1.0
Document Number LPC I/O W83627HF		
Last Revision Date: Wednesday, October 03, 2001		
Sheet 11 of 36		




Micro-Star	Title	MS-6507	Rev	1.0
	Document Number	CNR RISER		
Last Revision Date:		Wednesday, October 03, 2001	Sheet	12 of 36


AD1885 AC97 CODEC




AUDIO CODE CRYSTAL CIRCUIT





DECOUPLING CAPACITOR



AUDIO CODE REGULATORS




AUDIO CODE CD / AUX / MODEM IN HEADERS




Micro-Star	Title MS-6507	Rev 1.0
Document Number AC97 CODEC AD1885		
Last Revision Date: Saturday, October 06, 2001		Sheet 13 of 36


SPEAKER OUT CIRCUIT





SPEAKER OUT JACK




CD PANEL PLAY WITHOUT PC POWER ON



FOR MSI INTERNAL HEADER



GAME/MIDI CONNECTOR




Micro-Star	Title	MS-6507	Rev	1.0
Document Number		Audio Amp TL072 & GAME		
Last Revision Date:		Saturday, October 06, 2001		
Sheet		14 of 36		


FWH INIT Signal Voltage Translation Block

5/16 update
PB function.


Firmware Hub (FWH)





J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked *






FWH RESISTORS







FWH DECOUPLING CAPACITORS



VCC_VID / VID_GOOD




Micro-Star	Title MS-6507	Rev 1.0
Document Number FWH & VCCVID		
Last Revision Date: Wednesday, October 03, 2001		
Sheet	15	of 36



Micro-Star	Title	MS-6507	Rev	1.0
Document Number		DIMM 1 & 2		
Last Revision Date:		Tuesday, October 02, 2001		
Sheet		16	of 36	

AGP UNIVERSAL 2X/4X SLOT(AGP VER:2.0 COMPLY)

VCC5 = 60mils trace / 15 mils space




VREF_GC:form the chipset to the graphics controller

AGP Slot Imax
VCC_AGP 8.0A
VCC3 6.0A
VCC12 1.0A
VCC5 2.0A


VREF_GC:form the graphics controller to the chipset

INTA#
INTB#


AGP SIGNAL REFERENCE CIRCUIT



AGP TERMINATION RESISTORS



AGP SLOT DECOUPLING CAPACITORS






Micro-Star	Title	MS-6507	Rev	1.0
Document Number		AGP Slot		
Last Revision Date:		Tuesday, October 02, 2001		
Sheet		17	of 36	

PCI SLOT 1 (PCI VER: 2.2 COMPLY)

PCI SLOT 2 (PCI VER: 2.2 COMPLY)

PCI SLOT 3 (PCI VER: 2.2 COMPLY)




IDSEL = AD16
MASTER = PREQ0
INTA#


IDSEL = AD17
MASTER = PREQ1
INTB#

IDSEL = AD18
MASTER = PREQ2
INTC#

PCI PULL-UP / DOWN RESISTORS




PCI SLOT DECOUPLING CAPACITORS




Micro-Star	Title	MS-6507	Rev	1.0
Document Number		PCI Slot 1 & 2 & 3		
Last Revision Date:		Tuesday, October 02, 2001		
		Sheet	18	of 36

5/22 update for EMI use, close ATX connector




ATX CONNECTOR




Brookdale FRONT PANEL-M




INTEL FRONT PANNEL PIN HEADER.



SPEAKER




POWER BUTTON




Micro-Star	Title	MS-6507	Rev	1.0
Document Number		Front Panel & Connector		
Last Revision Date:		Wednesday, October 03, 2001		
Sheet		19 of 36		


BACK PANEL USB CONNECTOR FOR USB PORT 0,1




CPU FAN




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




SYSTEM FAN




POWER CIRCUIT FOR USB PORT 0,1





INTEL USB FRONT PANNEL PIN HEADER




POWER CIRCUIT FOR USB PORT 2,3



Micro-Star	Title MS-6507	Rev 1.0
Document Number USB & FAN Connectors		
Last Revision Date: Tuesday, October 02, 2001		Sheet 20 of 36




DLED




Micro-Star	Title MS-6507	Rev 1.0
Document Number D-LED & 4 CHANNEL CONTROL		
Last Revision Date: Tuesday, October 02, 2001		Sheet 21 of 36

POWER TRANSLATOR



1.8V STANDBY POWER TRANSLATOR (40mils trace / 20 mils space)



POWER CONSUMPTION

	VCCP	VCC_AGP	VCC1_8	VCC3_DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	69.0A	0	0	0	0	0	0	NOTE4	0
PMCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH2	0	0	NOTE3	0	NOTE3	0	NOTE3	0	0
CY28324	0	0	0	0	0	0	0	0	0
AD1885	0	0	0	0	0	0	0	0	0
FWH_SST	0	0	0	0	0	0	0	0	0
WR3627HF	0	0	0	0	0	0	0	0	0
HIP6301	0	0	0	0	0	0	0	0	0
HIP6602A	0	0	0	0	0	0	0	0	0
HIP6601A	0	0	0	0	0	0	0	0	0
SC1547	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0
PCI	0	0	0	0	0	0	0	0	0
USB	0	0	0	0	0	0	0	0	0
USB HUB	0	0	0	0	0	0	0	0	0
FAN	0	0	0	0	0	0	0	0	0
TTL	0	0	0	0	0	0	0	0	0
AMPLIFIER	0	0	0	0	0	0	0	0	0
OTHER	0	0	0	0	0	0	0	0	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)


NOTE2 --- DIMM
SU STATE --- 2.0A * 3 = 6.0A --> VCC3
S1/S3 STATE --- 200mA * 3 = 600mA --> VCC3_SB
VCC3_SB --> 600mA * 3.3V/5V = 396mA --> VCC5_SB

NOTE3 --- ICH2


Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_SB	25mA	0.6mA	N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB


AGP 4X 1.5V POWER TRANSLATOR




1.8V/3.3V SEQUENCE CIRCUIT



REGULATORS OUTPUT DECOUPLING CAPACITORS



Micro-Star	Title	MS-6507	Rev	1.0
Document Number		Voltage Regulator		
Last Revision Date:		Tuesday, October 02, 2001		
Sheet		22	of 36	




VID4	VID3	VID2	VID1	VID0	VDC(V)
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	1	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475


VID4	VID3	VID2	VID1	VID0	VDC(V)
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850
1	1	1	1	1	OFF

HIP6301V DON'T NEED PULL HIGH
 HIP6301 NEED PULL HIGH


VID PULL-UP RESISTORS



PWM GOOD




ATX12V POWER CONNECTOR




Micro-Star	Title MS-6507	Rev 1.0
Document Number VRM 9.2		
Last Revision Date: Tuesday, October 02, 2001		Sheet 23 of 36

5/22 update


SERIAL PORT 1




MODEM RING BLOCK




LAN WAKEUP BLOCK




SERIAL PORT 2




PS2 KEYBOARD & MOUSE CONNECTOR



PARALLEL PORT




FLOPPY CONNECTOR



Micro-Star	Title MS-6507	Rev 1.0
Document Number IO Connector		
Last Revision Date: Wednesday, October 03, 2001		Sheet 24 of 36









REALTEK 8100(L) LAN











The 9346 EEPROM should be functional when powered by 3.3V_e.



DE-COUPLE CAPS OF RTL8100 MUST BE PLACED AS CLOSE TO CHIP AS POSSIBLE.

JLAN1/2	LAN SELECT
1-2	ENABLED
2-3	DISABLED





Micro-Star	Title MS-6507	Rev 1.0
Document Number DDR_TERMINATION		
Last Revision Date: Tuesday, October 02, 2001		Sheet 27 of 36




Micro-Star	Title	MS-6507	Rev	1.0
Document Number				
DDR_T_POWER				
Last Revision Date:			Sheet 28 of 36	
Tuesday, October 02, 2001				

Jumper Setting & Connector Setting

Jumper	Description	Connector	Description
J1	INTERUDER HEADER	U3	INTEL mPGA478-B CPU
J2	CHASSIS INTRUSION HEADER	IDE1	Primary
J3	AUDIO REAR PHONE JACK (LINE_IN, LINE_OUT, MIC_IN)	IDE2	Secondary
J4	AUDIO AUX HEADER	DIM1	SDRAM DIMM1
J5	AUDIO FRONT PANEL HEADPHONE JACK HEADER	DIM2	SDRAM DIMM2
J6	AUDIO INTERNAL SPEAKER HEADER (ATAPI)	AGP1	AGP Slot
J7	BIOS function	PCI1	PCI Slot1
1-2	Normal (Default)	PCI2	PCI Slot2
2-3	Configuration Mode	PCI3	PCI Slot3
REMOVED	Recovery	COM1	Serial Port
		COM2	Serial Port
		LPT	Parallel Port
		FDD1	Floopy
JBAT1	CLEAR CMOS	JMDM1	MODEM RING HEADER
1-2	NORMAL (Default)	JWOL1	LAN WAKEUP HEADER
2-3	CLEAR CMOS	KBMS1	PS/2 Keyboard and PS/2 mouse
IR1	IR HEADER	C_FAN1	CPU FAN HEADER
CD_IN1	CDROM HEADER (ATAPI)	S_FAN	System FAN HEADER
MDM_IN1	TELEPHONY HEADER (ATAPI)	USB1	USB REAR CONNECTOR
JP1	CNR RISER CODEC SELECT HEADER	USB2	USB INTERNAL HEADER
1-2	AUTO MODE (Default)	POWER	ATX Power
2-3	PRIMARY AUDIO CODEC ONBOARD	JSMB1	SMBUS HEADER
		F_P1	Front Panel
		Pin1	Power of Hard LED
		Pin2	Power LED
		Pin3	Hard LED
		Pin4	Suspend LED
		Pin5,8,12,13	GND
		Pin6	Power Button
		Pin7	Reset Button
		Pin9	VCC
		P_FAN1	ATX FAN HEADER
		JPW1	ATX12V Power

Micro-Star	Title MS-6507	Rev 1.0
Document Number JUMPER SETTING		
Last Revision Date: Monday, September 24, 2001		Sheet 29 of 36

Power Delivery Map



Micro-Star	Title MS-6507	Rev 1.0
Document Number Power Delivery Map		
Last Revision Date: Monday, September 24, 2001		Sheet 30 of 36

Pentium 4 Processor /Northwood mPGA 478

Source Synchronous Signal Group and the Associated Strobes

Signals	Associated Strobe
REQ[4:0],A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#


ADSTB0#
ADSTB1# should be +/- 25mils

Signals	Length	Inaccuracy
Data	2.0" to 10.0"	+/- 100 mil
Address	2.0" to 10.0"	+/- 200 mil
Strobe	2.0" to 10.0"	+/- 25 mil
Clock	2.0" to 10.0"	Don't need

* Delta=(CPU_pkglen.net-CPUpkglen.strobe)+(CS_pkglen.net-CS_pkglen.strobe)

Trace : 7 mil width 13mil space

Miscellaneous Signals



USB


- * USB Trace width : 9 mils
- * USB Trace Spacing : 25 mils
- * Differential USB Signlas Trace Spacing : 18 mils
- * USB Power Trace must be 40mils width

AGP

1X Timing group	2X/4X Timing group	SIGNALS	Maximum Length	Width	Space	Dismatch Length	Relative to
AGPCLK	SET#1		7.5"	5 mil	5 mil	X	X
PPE#	GAD[15..0]		7.25"	5 mil	20 mil	+/- 0.125"	GAD_STB0 GAD_STB0#
RBF#	GC_BE#[1..0]						
WBF#	GAD_STB0		7.25"	5 mil	20 mil	+/- 0.125"	GAD_STB1 GAD_STB1#
ST[2..0]	GAD_STB0#						
GFRAME#	SET#2		7.25"	5 mil	20 mil	+/- 0.125"	SB_STB SB_STB#
GIRDY#	GAD[31..16]						
GTRDY#	GC_BE#[3..2]		6"	5 mil	15 mil	+/- 0.25"	GAD_STB0 GAD_STB0#
GSTOP#	GAD_STB1						
GDEVSEL#	GAD_STB1#		6"	5 mil	15 mil	+/- 0.25"	GAD_STB1 GAD_STB1#
GREQ#	SB_STB						
GGNT#	SET#3		6"	5 mil	15 mil	+/- 0.25"	SB_STB SB_STB#
GPAR	SBA[7..0]						
	SB_STB						
	SB_STB#						

Micro-Star	Title MS-6507	Rev 1.0
Document Number Layout Guide		
Last Revision Date: Monday, September 24, 2001	Sheet 31 of 36	


CPUCLK
MCHCLK
CPUCLK#
MCHCLK#



DEVICE	L1+L2
CPU	X
MCH	X
ITP	X

- * Line Width : 7.0 mil
- * Differential pair spacing : 7.0mil
- * Spacing to other traces : 28 mil
- * BCLK0/BCLK1 LENGTH MATCH +/- 10 mil


MCH_66
ICH_66
AGP_66



DEVICE	L1+L2
MCH	X
ICH	X +/- 100 mils
AGP	X- 4"

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil

ICH_PCLK
FWH_PCLK
SIO_PCLK
ISAPCLK
PCICLK[4..0]



DEVICE	L1+L2
ICH	X
FWH	X
SIO	X
PCI	X-2.5"

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil
- * L1/L2 TRACE SAME AS MCH_66 TRACE LENGTH

ICH_14
OSC



DEVICE	L1+L2
ICH	Y
ISA BRIDGE	Y

- * Line Width : 5.0 mil
- * Spacing to other traces : 10 mil


ICH_48
SIO_48



DEVICE	L1+L2
ICH	
SIO	

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil

CK 408



- * Line Width : 7.0 mil
- * Differential signals space : 14mils
- * Differential signals length mismatch +/- 7mil

Micro-Star	Title MS-6507	Rev 1.0
Document Number CK-408 and LAN Design Guide		
Last Revision Date: Monday, September 24, 2001	Sheet 32	of 36

SCK[0..2]
SCK#[0..2]
SCK[3..5]
SCK#[3..5]

Trace Width : 5 mils
Differential pair spacing : 7 mils.
Isolation spacing : 20 mils

A: 40 mils max
B+D: 2" - 6.5"
C+E: 2" - 7.0"


Length: SCK[0..2] = SCK#[0..2]
Length: SCK[3..5] = SCK#[3..5]

SDQ[0..63]
SCB[0..7]
SDOS[0..8]

Trace Width : 5 mils
Trace spacing : 12 mils

A: 2" - 5"
B: 0.5" MAX
C: 0.3" - 0.5"
D: 0.1" - 0.8"

Rs = 33 ohm + 5%



Rtt = 47 ohm + 5%

SDQ[0..7]	SDOS0
SDQ[8..15]	SDOS1
SDQ[16..23]	SDOS2
SDQ[24..31]	SDOS3
SDQ[32..39]	SDOS4
SDQ[40..47]	SDOS5
SDQ[48..55]	SDOS6
SDQ[56..63]	SDOS7
SCB[0..7]	SDOS8

Matching requirement is +- 25 mils to strobe

$$SCK[0..2] (A + B + D) = SDOS[0..8] (A + B) + (1" - 2")$$


$$SCK[3..5] (A + C + E) = SDOS[0..8] (A + B + C) + (1" - 2")$$

SMA[0..12]
SBS[0..1]
SRAS#
SCAS#
SWE#

Trace Width : 5 mils
Trace spacing : 12 mils

A: 40 mils max
B: 2" - 3.5"
C: 0.5" max
D: 0.3" - 0.5"
E: 0.1" - 0.8"

Rs = 0 ohm +- 5%



Rtt = 56 ohm + 5%

$$SCK[0..2] (A + B + D) = SMA[0..12] (A + B + C) + (1" - 4")$$


$$SCK[3..5] (A + C + E) = SMA[0..12] (A + B + C + D) + (1" - 4")$$

SCS#[0..1]
SCKE[0..1]

Trace Width : 5 mils
Trace spacing : 12 mils

A: 40 mils max
B: 2" - 3.5"
C: 0.5" max
D: 0.4" - 1.3"

Rs = 0 ohm +- 5%



Rtt = 47 ohm + 5%

$$SCK[0..2] (A + B + D) = SCS#[0..1] (A + B + C) + (1" - 4")$$

$$SCK[3..5] (A + C + E) = SCS#[2..3] (A + B + C) + (1" - 4")$$

SCS#[2..3]
SCKE[2..3]

Trace Width : 5 mils
Trace spacing : 12 mils

A: 40 mils max
B: 2" - 3.5"
C: 1.0" max
D: 0.1" - 0.8"

Rs = 0 ohm +- 5%



Rtt = 47 ohm + 5%

RCVENIN#
RCVENOUT#

A: 40 mils max
B: exactly 1"

















DIMM1 DIMM2

MCH

Micro-Star	Title MS-6507	Rev 1.0
Document Number DDR DIMM DG		
Last Revision Date: Monday, September 24, 2001	Sheet 33	of 36

PCB OTHER COMPONENT

SIMULATION TRACE




Micro-Star	Title MS-6507	Rev 1.0
Document Number MANUAL		
Last Revision Date: Tuesday, October 02, 2001		Sheet 34 of 36

JBAT1 Clear CMOS		
1 - 2	Normal	*
2 - 3	Clear CMOS	



BAT SOCKET



J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked *




BIOS

U23 X		
1	VPP	32
2	RST#	31
3	FGPI3	30
4	FGPI2	29
5	FGPI1	28
6	FGPI0	27
7	WP#	26
8	TBL#	25
9	ID3	24
10	ID2	23
11	ID1	22
12	ID0	21
13	FWH0	20
14	FWH1	19
15	FWH2	18
16	GND	17
	VCC	31
	CLK	30
	FGPI4	29
	ICVIL	28
	GND	27
	VCCA	26
	GND	25
	VCC	24
	INIT#	23
	RFU	22
	RFU	21
	RFU	20
	RFU	19
	RFU	18
	RFU	17

SST-256K*8-33MHz-PLCC32

FRONT PANNEL BUZZER




JP2	On board codec
1-2	ENABLED
2-3	DISABLED



JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED



Audio Choice








MS6507 PCB



Heat sink



Hooker



Micro-Star	Title MS-6507	Rev 1.0
Document Number PACKING BOM		
Last Revision Date: Wednesday, October 03, 2001		Sheet 35 of 36

HISTORY

From 0A to 0B

1.Remove H/W Audio.
2.Add CNR Slot.
3.Reduce 1cm in width.
4.Add therntrip circuit.
5.Fix no cpu can not shutdown issue.
6.Change super I/O to 627F compatible.
7.Fix power sequency issue.
8.Fix Glitch on DDR signal.
9.Modified Vcore power plane placement.
10.Add Intel front pannel pin header.

From 0B to 1.0

1.Modified D-LED circuit.
2.Modified core power placement.
3.Move C_FAN signal away from cpu.

Micro-Star	Title MS-6507	Rev 1.0
Document Number		HISTORY
Last Revision Date: Monday, September 24, 2001		Sheet 36 of 36