

Compal Confidential

G470/G570 DIS+UMA+Muxless M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
ATI Robson/PX3.0,PX4.0

2010-07-22


LA-6758P

REV: 0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 1 of 57

For 14"(Page 4x)
LS6753P PWR/B
LS6751P CardReader/B

For 15"(Page 4x+1)
LS6753P PWR/B
LS6751P CardReader/B
LS6754P LED/B
LS6755P ODD/B



Voltage Rails

power plane	+B	+5VALW	+1.5V	+3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +0.75VS +1.05VS
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra/Rc/Re	100K +/- 5%				
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	EVT
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor EMC1403-2	1001_101xb
		Thermal Sensor EMC1402-1	100_1100 b

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
		2	USB Port (Left Side)
	UHCI2	3	USB Port (Left Side)
		4	
		5	Camera
		6	
EHCI2	UHCI3	7	
		8	Mini Card(WLAN)
	UHCI4	9	
		10	
	UHCI5	11	Card Reader
		12	
		13	Blue Tooth

BOM Structure Table

BTO Item	BOM Structure
UMA only	PX@
Muxless	PX@+VGA@
Discrete Only	DIS@+VGA@
PX3.0 only, not for BACO	PX3@
BACO	BACO@
COMMON HDMI	HDMI@
UMA HDMI	UMA_HDMI@
Discrete HDMI	VGA_HDMI@
eSATA	ESATA@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8152@
GIGA LAN	GIGA@
Camera	CMOS@
Unpop	@

SMBUS Control Table

	SOURCE	VGA	BATT	KE930	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB930	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB930	X	X	X	X	X	X	V
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	V	X	V	X	X	V	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

Security Classification	Compal Secret Data			Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date	Tuesday, August 17, 2010
				Sheet	3 of 57

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON





BACO option :

PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-6758P	
				Date:	Tuesday, August 17, 2010	Sheet 4 of 57




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor
Customer				Document Number
				LA-6758P
				Rev 0.1
Date: Tuesday, August 17, 2010				Sheet 6 of 57



DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

Sandy Bridge_rPGA_Rev1p0 ME@





Eiffel used 0.01u
Module design used 0.047u


Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	PROCESSOR(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Tuesday, August 17, 2010	Sheet	7	of 57

Compal Electronics, Inc.
Document Number
LA-6758P
Rev 0.1


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

POWER



QC=94A
DC=53A




- JCPU1F
- AG35 VCC1
 - AG34 VCC2
 - AG33 VCC3
 - AG32 VCC4
 - AG31 VCC5
 - AG30 VCC6
 - AG29 VCC7
 - AG28 VCC8
 - AG27 VCC9
 - AG26 VCC10
 - AF35 VCC11
 - AF34 VCC12
 - AF33 VCC13
 - AF32 VCC14
 - AF31 VCC15
 - AF30 VCC16
 - AF29 VCC17
 - AF28 VCC18
 - AF27 VCC19
 - AF26 VCC20
 - AD35 VCC21
 - AD34 VCC22
 - AD33 VCC23
 - AD32 VCC24
 - AD31 VCC25
 - AD30 VCC26
 - AD29 VCC27
 - AD28 VCC28
 - AD27 VCC29
 - AD26 VCC30
 - AC35 VCC31
 - AC34 VCC32
 - AC33 VCC33
 - AC32 VCC34
 - AC31 VCC35
 - AC30 VCC36
 - AC29 VCC37
 - AC28 VCC38
 - AC27 VCC39
 - AC26 VCC40
 - AA35 VCC41
 - AA34 VCC42
 - AA33 VCC43
 - AA32 VCC44
 - AA31 VCC45
 - AA30 VCC46
 - AA29 VCC47
 - AA28 VCC48
 - AA27 VCC49
 - Y35 VCC50
 - Y34 VCC51
 - Y33 VCC52
 - Y32 VCC53
 - Y31 VCC54
 - Y30 VCC55
 - Y29 VCC56
 - Y28 VCC57
 - Y27 VCC58
 - Y26 VCC59
 - Y25 VCC60
 - V35 VCC61
 - V34 VCC62
 - V33 VCC63
 - V32 VCC64
 - V31 VCC65
 - V30 VCC66
 - V29 VCC67
 - V28 VCC68
 - V27 VCC69
 - V26 VCC70
 - U35 VCC71
 - U34 VCC72
 - U33 VCC73
 - U32 VCC74
 - U31 VCC75
 - U30 VCC76
 - U29 VCC77
 - U28 VCC78
 - U27 VCC79
 - U26 VCC80
 - R35 VCC81
 - R34 VCC82
 - R33 VCC83
 - R32 VCC84
 - R31 VCC85
 - R30 VCC86
 - R29 VCC87
 - R28 VCC88
 - R27 VCC89
 - R26 VCC90
 - P35 VCC91
 - P34 VCC92
 - P33 VCC93
 - P32 VCC94
 - P31 VCC95
 - P30 VCC96
 - P29 VCC97
 - P28 VCC98
 - P27 VCC99
 - P26 VCC100

CORE SUPPLY

SVIID

SENSE LINES

PEG AND DDR



8/6 Modify, need follow differential routing


VSS_SENSE 100ohm +-1% pull-down to GND near processor

VCC_SENSE 100ohm +-1% pull-up to VCC near processor


VR_SVID_CLK series-resistors close to VR

Sandy Bridge_PGM Rev1.0
ME@

Security Classification	2010/07/12	Compal Secret Data	2012/07/11	Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Product	PROCESSOR(S/7) PWR,BYPASS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRONTRON CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Document Number	Rev
				Date	LA-6758P	0.1
				Date	Tuesday, August 17, 2010	Sheet 9 of 57




POWER






6/9 change 330U to 22U X2

Security Classification	Compal Secret Data		Title
Issued Date	2010/07/12	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PROCESSOR(6/7) PWR Document Number LA-6758P Date: Tuesday, August 17, 2010 Sheet 10 of 57
Rev			0.1




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEDERAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 11 of 57



Layout Note:
Place near DIMM

OSCAN (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4



Layout Note:
Place near DIMM


VDDQ (1.5V) =
3*330uf / 12m ohm (TOTAL FOR 2 SO-DIMMs)
6*0603 10uf (PER CONNECTOR)

VTT (0.75V) =
3*0805 10uf 4*0402 1uf

VREF =
1*0402 0.1uf 1*0402 2.2uf


VDDSPD (3.3V) =
1*0402 0.1uf 1*0402 2.2uf

7/28 Update connect GND directly



Layout Note:
Place near DIMM


Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	DDRIII-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Fox AS0A626-U4SN-7F		LA-6758P		Date: Tuesday, August 17, 2010 12 of 57	



For Arranale only +VREF_DQ_DIMMB supply from a external 1.5V voltage divide circuit.
07/17/2009

Layout Note:
Place near DIMM

$(10\mu F_{0603_6.3V}) * 8$
 $(0.1\mu F_{402_10V}) * 4$




Layout Note:
Place near DIMM

VDDQ (1.5V) =
 $3 * 330\mu f / 12m\ ohm$ (TOTAL FOR 2 SO-DIMMS)
 $6 * 0603\ 10\mu f$ (PER CONNECTOR)

VTT (0.75V) =
 $3 * 0805\ 10\mu f$ $4 * 0402\ 1\mu f$















VDDSPD (3.3V) =
 $1 * 0402\ 0.1\mu f$ $1 * 0402\ 2.2\mu f$

7/28 Update connect GND directly




Layout Note:
Place near DIMM

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3-SODIMM SLOT2	
Size	Document Number	Rev		0.1	
	LA-6758P				
Date:	Tuesday, August 17, 2010	Sheet	13	of 57	






Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (1/8) SATA, HDA, SPI, LPC, XDP Document Number LA-6758P Date: Tuesday, August 17, 2010
Page: 14 of 57 Sheet: 14 of 57				Revision: 0.1








DIMM1
DIMM2
MINI CARD

VGA
EC
thermal sensor




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	2010/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, August 17, 2010 Sheet 15 of 57
Compal Electronics, Inc. PCH (2/8) PCIE, SMBUS, CLK Document Number LA-6758P Rev 0.1				









Pull up R for Chipset SIDE

R01
07/16
For PIWG4(17") Dual channel Use






Pull up R for Chipset SIDE



HDMI

Security Classification	Compal Secret Data			
Issued Date	2010/07/12	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEAD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			Compal Electronics, Inc.	
Document Number			PCH (4/9) LVDS,CRT,DP,HDMI	
Date			Tuesday, August 17, 2010	
Sheet			17 of 57	
Rev			0.1	



PCH_GPIO51 R221 1 2 1K 0402 5%

Boot BIOS Strap bit1 BBS1		
Bit11	Bit10	Destination
0	0	Reserved
1	0	Reserved
1	1	* SPI (Default)
0	0	LPC

WL_OFF# R215 1 2 1K 0402 5%






Low=Al6 swap override/Top-Block Swap Override enabled High=Default *

PCI_GNT13#

6/23 Reserve for GPU?



GPIO53=This Signal has a weak internal pull-up.
NOTE: The internal pull-up is disabled after PLTRST# deasserts.




USB DEBUG=PORT1 AND PORT9

RIGHT USB
LEFT USB
LEFT USB (COMBO)
USB charger

USB Camera


WLAN R01
07/16 FOR PING4 EXT USB
CARD READER

Bluetooth




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<p>PCH (5/9) PCI, USB</p> <p>LA-6758P</p>
Date:	Tuesday, August 17, 2010	Sheet	18	of 57


PCH_GPIO69	PCH_GPIO70	PCH_GPIO71	Function
0	0	0	UMA
1	0	0	DIS *
0	1	0	PX3.0
1	1	0	PX4.0





ICCNEN#
Integrated Clock Chip Enable
H ; Disable
L ; Enable






GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable



PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable




R01




Intel schematic revieve recommend


COUGARPOINT_FCBGA989



This pin can be left as no connect in On-Die VR enabled mode (default).





PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06



VCC_3 = 266mA detail waiting for newest spec
 VCCDMI = 42mA detail waiting for newest spec


Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
PCH (8/9) PWR	
Document Number	Rev
LA-6758P	0.1
Date: Tuesday, August 17, 2010	Sheet 21 of 57




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 22 of 57

[5] PCIE_CTX_GRX_P[15..0] → PCIE_CTX_GRX_P[15..0]
 [5] PCIE_CTX_GRX_N[15..0] → PCIE_CTX_GRX_N[15..0]




PCIE_CRX_GTX_P[15..0] → PCIE_CRX_GTX_P[15..0] [5]
 PCIE_CRX_GTX_N[15..0] → PCIE_CRX_GTX_N[15..0] [5]






U8A_VGA@

PCI EXPRESS INTERFACE



PCIE_CRX_GTX_P[15..0] [5]
 PCIE_CRX_GTX_N[15..0] [5]

R01




R01
07/16

For PIWG4(17") Dual channel Use

LVDS

216-0774207-A11ROB_FCBGA631





216-0774207-A11ROB_FCBGA631

PCIE LANE

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
				RobsonXT-S3 PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	23	of 57

VGA 0609

TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET





STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[3:1]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H2SYNC		0
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11


AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21	H2SYNC	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------







STRAPS






D28 with leakage need to check


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-6758P
Date:	Tuesday, August 17, 2010	Sheet	25 of 57	Rev
				0.1




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-6758P
				Rev 0.1
Date: Tuesday, August 17, 2010				Sheet 26 of 57





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title RobsonXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.1
Date: Tuesday, August 17, 2010				Sheet	27 of 57







MEMORY INTERFACE



Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512MB PN:SA000032460	R357	R360	R362
Samsung 512MB PN:SA000035700	R358	R359	R362
Hynix 1GB PN:SA00003VS20	R357	R360	R361
Samsung 1GB PN:SA00003MQ20	R358	R359	R361







Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock observation, if not need, DNI.

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date: Tuesday, August 17, 2010			Sheet	29 of 57

Compal Electronics, Inc.
RobsonXT-S3 MEM Interface

Rev 0.1

- [29] M_DA6[3..0] M_DA6[3..0]
- [29] M_MA[13..0] M_MA[13..0]
- [29] M_DQM[7..0] M_DQM[7..0]
- [29] M_DQS[7..0] M_DQS[7..0]
- [29] M_DQS#[7..0] M_DQS#[7..0]






VRAM P/N :
 Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
 Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
 update VRAM PN 0619 update

ref 139-02 recommend
 add off page
 Park SCL recommend pu 60.4 ohm to
 0.5V update





Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	RobsonXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	C	Document Number		Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	30	of 57

VGA LCD/PANEL BD. Conn.


LCD POWER CIRCUIT




[24]	VGA_LVDS_SCL	VGA_LVDS_SCL	0.0402_5%	2	DIS@	1	R409	CONN LVDS_SCL
[24]	VGA_LVDS_SDA	VGA_LVDS_SDA	0.0402_5%	2	DIS@	1	R410	CONN LVDS_SDA
[23]	VGA_LVDS_A0	VGA_LVDS_A0	0.0402_5%	2	DIS@	1	R411	CONN LVDS_A0
[23]	VGA_LVDS_A0#	VGA_LVDS_A0#	0.0402_5%	2	DIS@	1	R412	CONN LVDS_A0#
[23]	VGA_LVDS_A1	VGA_LVDS_A1	0.0402_5%	2	DIS@	1	R413	CONN LVDS_A1
[23]	VGA_LVDS_A1#	VGA_LVDS_A1#	0.0402_5%	2	DIS@	1	R414	CONN LVDS_A1#
[23]	VGA_LVDS_A2	VGA_LVDS_A2	0.0402_5%	2	DIS@	1	R415	CONN LVDS_A2
[23]	VGA_LVDS_A2#	VGA_LVDS_A2#	0.0402_5%	2	DIS@	1	R416	CONN LVDS_A2#
[23]	VGA_LVDS_ACLK	VGA_LVDS_ACLK	0.0402_5%	2	DIS@	1	R417	CONN LVDS_ACLK
[23]	VGA_LVDS_ACLK#	VGA_LVDS_ACLK#	0.0402_5%	2	DIS@	1	R418	CONN LVDS_ACLK#
[23]	VGA_LVDS_B0	VGA_LVDS_B0	0.0402_5%	2	DIS@	1	R722	CONN LVDS_B0
[23]	VGA_LVDS_B0#	VGA_LVDS_B0#	0.0402_5%	2	DIS@	1	R723	CONN LVDS_B0#
[23]	VGA_LVDS_B1	VGA_LVDS_B1	0.0402_5%	2	DIS@	1	R725	CONN LVDS_B1
[23]	VGA_LVDS_B1#	VGA_LVDS_B1#	0.0402_5%	2	DIS@	1	R598	CONN LVDS_B1#
[23]	VGA_LVDS_B2	VGA_LVDS_B2	0.0402_5%	2	DIS@	1	R720	CONN LVDS_B2
[23]	VGA_LVDS_B2#	VGA_LVDS_B2#	0.0402_5%	2	DIS@	1	R721	CONN LVDS_B2#
[23]	VGA_LVDS_BCLK	VGA_LVDS_BCLK	0.0402_5%	2	DIS@	1	R726	CONN LVDS_BCLK
[23]	VGA_LVDS_BCLK#	VGA_LVDS_BCLK#	0.0402_5%	2	DIS@	1	R724	CONN LVDS_BCLK#
[17]	EDID_CLK	EDID_CLK	0.0402_5%	2	PX@	1	R419	CONN LVDS_SCL
[17]	EDID_DATA	EDID_DATA	0.0402_5%	2	PX@	1	R420	CONN LVDS_SDA
[17]	LVDS_A0	LVDS_A0	0.0402_5%	2	PX@	1	R421	CONN LVDS_A0
[17]	LVDS_A0#	LVDS_A0#	0.0402_5%	2	PX@	1	R422	CONN LVDS_A0#
[17]	LVDS_A1	LVDS_A1	0.0402_5%	2	PX@	1	R423	CONN LVDS_A1
[17]	LVDS_A1#	LVDS_A1#	0.0402_5%	2	PX@	1	R424	CONN LVDS_A1#
[17]	LVDS_A2	LVDS_A2	0.0402_5%	2	PX@	1	R425	CONN LVDS_A2
[17]	LVDS_A2#	LVDS_A2#	0.0402_5%	2	PX@	1	R427	CONN LVDS_A2#
[17]	LVDS_ACLK	LVDS_ACLK	0.0402_5%	2	PX@	1	R428	CONN LVDS_ACLK
[17]	LVDS_ACLK#	LVDS_ACLK#	0.0402_5%	2	PX@	1	R429	CONN LVDS_ACLK#
[17]	LVDS_B0	LVDS_B0	0.0402_5%	2	PX@	1	R727	CONN LVDS_B0
[17]	LVDS_B0#	LVDS_B0#	0.0402_5%	2	PX@	1	R730	CONN LVDS_B0#
[17]	LVDS_B1	LVDS_B1	0.0402_5%	2	PX@	1	R732	CONN LVDS_B1
[17]	LVDS_B1#	LVDS_B1#	0.0402_5%	2	PX@	1	R731	CONN LVDS_B1#
[17]	LVDS_B2	LVDS_B2	0.0402_5%	2	PX@	1	R734	CONN LVDS_B2
[17]	LVDS_B2#	LVDS_B2#	0.0402_5%	2	PX@	1	R733	CONN LVDS_B2#
[17]	LVDS_BCLK	LVDS_BCLK	0.0402_5%	2	PX@	1	R728	CONN LVDS_BCLK
[17]	LVDS_BCLK#	LVDS_BCLK#	0.0402_5%	2	PX@	1	R729	CONN LVDS_BCLK#



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Customer	LA-6758P	0.1
Date:	Tuesday, August 17, 2010	Sheet	31	of	57




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	
				Document Number	
				LA-6758P	
				Date:	Tuesday, August 17, 2010
				Sheet	32 of 57
				Rev	0.1



R01



[17]	HDMI_CLK+_CK	HDMI@	R464	1	2	0.0402_5%	HDMI_CLK+_CONN
[17]	HDMI_CLK-_CK	HDMI@	R465	1	2	0.0402_5%	HDMI_CLK-_CONN
[17]	HDMI_TX0+_CK	HDMI@	R466	1	2	0.0402_5%	HDMI_TX0+_CONN
[17]	HDMI_TX0-_CK	HDMI@	R467	1	2	0.0402_5%	HDMI_TX0-_CONN
[17]	HDMI_TX1+_CK	HDMI@	R468	1	2	0.0402_5%	HDMI_TX1+_CONN
[17]	HDMI_TX1-_CK	HDMI@	R469	1	2	0.0402_5%	HDMI_TX1-_CONN
[17]	HDMI_TX2+_CK	HDMI@	R470	1	2	0.0402_5%	HDMI_TX2+_CONN
[17]	HDMI_TX2-_CK	HDMI@	R471	1	2	0.0402_5%	HDMI_TX2-_CONN

[24]	VGA_HDMI_CLK+	C535	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_CLK+_CK
[24]	VGA_HDMI_CLK-	C536	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_CLK-_CK
[24]	VGA_HDMI_TX0+	C537	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX0+_CK
[24]	VGA_HDMI_TX0-	C538	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX0-_CK
[24]	VGA_HDMI_TX1+	C539	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX1+_CK
[24]	VGA_HDMI_TX1-	C540	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX1-_CK
[24]	VGA_HDMI_TX2+	C541	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX2+_CK
[24]	VGA_HDMI_TX2-	C542	1	2	DIS_HDMI@	0.1U_0402_16V7K	HDMI_TX2-_CK



[17]	HDMICKL_NB	UMA_HDMI@	R478	1	2	0.0402_5%	HDMICKL_R
[24]	VGA_HDMI_SCL	DIS_HDMI@	R479	1	2	0.0402_5%	HDMICKL_R
[17]	HDMIDAT_NB	UMA_HDMI@	R480	1	2	0.0402_5%	HDMIDAT_R
[24]	VGA_HDMI_SDA	DIS_HDMI@	R481	1	2	0.0402_5%	HDMIDAT_R

Pull up R for PCH OR VGA SIDE




HDMI_CLK+_CONN	R489	DIS_HDMI@	499_0402_1%
HDMI_CLK-_CONN	R490	DIS_HDMI@	499_0402_1%
HDMI_TX0+_CONN	R491	DIS_HDMI@	499_0402_1%
HDMI_TX0-_CONN	R492	DIS_HDMI@	499_0402_1%
HDMI_TX1+_CONN	R493	DIS_HDMI@	499_0402_1%
HDMI_TX1-_CONN	R494	DIS_HDMI@	499_0402_1%
HDMI_TX2+_CONN	R495	DIS_HDMI@	499_0402_1%
HDMI_TX2-_CONN	R496	DIS_HDMI@	499_0402_1%

NEAR CONNECT

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN	
Size	Custom	Document Number	LA-6758P	Rev 0.1	
Date	Tuesday, August 17, 2010	Sheet	33	of 57	


Mini-Express Card for WLAN/WiMAX(Half)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

LPC_FRAME# R	R508	1	@	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	[14,40]
LPC_AD3 R	R509	1	@	2	0.0402 5%	LPC_AD3	LPC_AD3	[14,40]
LPC_AD2 R	R510	1	@	2	0.0402 5%	LPC_AD2	LPC_AD2	[14,40]
LPC_AD1 R	R511	1	@	2	0.0402 5%	LPC_AD1	LPC_AD1	[14,40]
LPC_AD0 R	R512	1	@	2	0.0402 5%	LPC_AD0	LPC_AD0	[14,40]
PCI_RST# R	R513	1	@	2	0.0402 5%	PCI_RST#	PCI_RST#	[15]
CLK_PCIE_DB						CLK_PCIE_DB	CLK_PCIE_DB	[15]

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title Mini-Card/NEW Card/SIM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-6758P	
Date: Tuesday, August 17, 2010				Sheet	34 of 57





Atheros request can't disable LAN power



Power On strapping

Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED2	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--



U26 8152@
S IC AR8152-AL1E QFN 40P E-LAN CTRL







Note 1 : 8152 no mount MDI3+, MDI3-, MDI2-, MDI2+ resister and cap
Note 2 : C574, C576, C580, C582, reserved for EMI.

	Pin4	Configure		Pin23	Configure
		R525	C559		
AR8152	VDDCT_REG		*	CLKREQn	*
AR8151	CLKREQn	*		LED [2]	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
				LAN-AR8151/8152
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	35	of 57




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-6758P
				Date: Tuesday, August 17, 2010	Rev 0.1
				Sheet 36	of 57




REMOTE1, 2+/-:
Trace width/space: 10/10 mil
Trace length: <8"

FAN1 Conn




Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	EMC1403 Thermal sensor/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6758P
				Date: Tuesday, August 17, 2010	Rev 0.1
				Sheet 37	of 57


Left USB Conn.



SATA HDD Conn.







ODD Power Control




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	HDD/ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-6758P	Rev 0.1
			Date:	Tuesday, August 17, 2010	Sheet 38 of 57

CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
 An integrated 5 V to 3.3 V Low-dropout
 voltage regulator (LDO).
 An integrated 3.3 V to 1.8V Low-dropout
 voltage regulator (LDO).




wide 20MIL






Security Classification	Compal Secret Data	© © © ©		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	CX20671 Codec	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-6758P
				Date: Tuesday, August 17, 2010	Sheet 39 of 57


Vcc	3.3V +/- 5%				
R694	100K +/- 5%				
Board ID	R695	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EVT
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP



**FOR EC 256KB SPI ROM
(150mil PACKAGE)**




H_3P8



H_3P3





H_3P0x4P5N




H_3P0N



H_2P8




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-6758P
Date: Tuesday, August 17, 2010				Rev 0.1
Sheet 41 of 57				




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
				USB ports/BT/E-SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File	Document Number	Rev			
LA-6758P	Custom	0.1			
Date:	Tuesday, August 17, 2010	Sheet	42	of	57

ON/OFF switch




Power Bottom Board Conn. 8pin




EMI REQUEST 1ST = SCA00000E00
2ST = SCA00000R00

Card Reader/Audio Jack SB CONN




07/16
FOR PIW4 USE

07/16
FOR PIW4 USE




Right USB Conn.




6/9 change to B2 150U
(220uF_6.3V_5.8L_ESR17m) *1=(SF000001500)

Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				other IO connector
Size Custom	Document Number	LA-6758P		Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	43 of 57	


+5VALW TO +5VS







+3VALW TO +3VS





+1.5V to +1.5VS



6/13 change SI4800 to SI2301




For Intel S3 Power Reduction.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 44 of 57

DC030006J00



**Precharge detector
15.97V/14.84V FOR
ADAPTOR**







ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V


BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

PH201 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PIWG4
				Rev 0.1
				Date: Tuesday, August 17, 2010 Sheet 46 of 57



Connect to EC A/D Pin.
[40] CHGVADJ

$CHGVADJ = (V_{cell} - 4) / 0.10627$	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

UMA CP mode
 $V_{aclip} = 2.39 * (1.4K / (1.4K + 13.7K)) = 0.2376V$
 $I_{input} = (1/0.02) * ((0.05 * V_{aclip}) / (2.39 + 0.05))$
 where $V_{aclip} = 0.2376V$, $I_{input} = 2.75A$


DIS CP mode
 $V_{aclip} = 2.39 * (3.9K / (3.9K + 16.9K)) = 0.478V$
 $I_{input} = (1/0.015) * ((0.05 * V_{aclip}) / (2.39 + 0.05))$
 where $V_{aclip} = 0.478V$, $I_{input} = 4A$

CC=0.25A-3A
 $I_{REF} = 1.016 * I_{charge}$
 $I_{REF} = 0.254V - 3.048V$
 V_{CHLIM} need over 95mV

3cell : GND
 4cell : VDD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2011/01/13	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PIWG4	
				Date:	Tuesday, August 17, 2010
				Sheet	47 of 57


Note:
 Use TPS51125 IC can remove RTC referenece LDO
 Use TPS51427 IC must keep RTC referenece LDO



+3.3VALWP OCP (min) = 5.81A
 +5VALWP OCP (min) = 8.44A


Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title	3VALWP/5VALWP	
Size	Document Number	Rev
Custom	PIWG4	0.1
Date:	Tuesday, August 17, 2010	Sheet 48 of 57




+1.5VP OCP (min)=15.6A
1.8VSP max current=4A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	PIWG4
Date:	Tuesday, August 17, 2010	Sheet	49	of	57




VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	1	0.75V	No/Yes	No/Yes
1	1	0.65V	No/Yes	No/Yes




Note: Use VCCSA_SEL to switch High & Low Level for VID[1]
(ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR +1.05VS_VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PIWG4
Date:	Tuesday, August 17, 2010	Sheet	51	of	57




VGA_PWRSEL0	VGA_PWRSEL1	Robson XT
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.9V
1	0	0.95V
0	0	1.12 V



VGA_PCIE	1.0V	1.1 V
PR828	4.53K	3K

Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	VGA_CORE/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
Date: Tuesday, August 17, 2010				Rev 0.1
Sheet 52 of 57				P1WG4

Alert# PU resistor need close CPU,
 so the PU resistor in HW schematic.
 but DAT and CLK need close PWM-IC,
 so the PU resistor in POWER schematic.



*Iccmax in Turbo Mode for SV (35W) is 53A

+CPU_CORE
 Icc-max=53A
 Rds-on=3.6~4.5m ohm
 DCR=1.1m ohm
 HW output cap:
 (1) 10U_0805_4V *10
 (2) 22U_0805_6.3V *15
 (3) 470U_D2_2V *4 (ESR=4.5m ohm)

*OCP setting value=71.5A

+VGF_X_CORE
 Ipeak=26A , Imax=18.2A , 1.2Ipeak=31.2A
 Rds-on=3.6~4.5m ohm
 DCR=1.1m ohm
 HW output cap:
 (1) 22U_0805_6.3V *12
 (2) 470U_D2_2V *2 (ESR=4.5m ohm)


*OCP setting value=37A

Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			










Compal Electronics, Inc.	
Title: PWR +CPU_CORE/+VGF_X_CORE	
Document Number	PIWG4
Date:	Tuesday, August 17, 2010
Sheet	53 of 57

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	PIWG4	Rev	0.1
Date:	Tuesday, August 17, 2010	Sheet	54	of	57



Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-6758P
Date: Tuesday, August 17, 2010				Rev 0.1
Sheet 55 of 57				



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB /SW /LPC Debug Conn.	
Size	Document Number			Rev	
B	LA-6758P			0.1	
Date:	Tuesday, August 17, 2010	Sheet	56	of 57	

PHASE	PAGE	Modification list	PURPOSE
0.2	P31	Change CRT Symbol	For CRT footprint issue
0.2	P31	Del C510	For Non-used part
0.2	P39	change C610 pin 1 net name	change C610 pin 1 net name to correct
0.2	P35	U25 change to U26	For co-lay 10/100 and GIGA
0.2	P32	Add R735,R736	For DIS only SMBus pull high
0.2	P33	Add R738,R739	For DIS only SMBus pull high
0.2	P33	Change Q63 BOM structure to HDMI@	For DIS HDMI function
0.2	P40	Add R740, C93	For EC request
0.2	P18	Change R215 pin1 net name	Change R215 pin1 net name to correct
0.2	P18	Add R741	Add R741 for Reserved PE_GPIO0
0.2	P16	Add R742, R743	For PCH power sequence
0.2	P38	Del U28, R542-R551, J12	Del USB charger circuit
0.2	P40	Add EC pin 97,98,103	Add EC pin 97 for SYS_PWROK_EC, pin 98 for CE_EN, pin 103 for BATT_SEL_EC
0.2	P24	Change R662 pin 2 net name	Change R662 pin 2 net name to correct
0.2	P28	Del C421,C422,C431,C432,C433, L27, Add R745, U8 pin N11,N12 change to NC	For AMD new document suggestion
0.2	P26	Add R744	Add R744 for control PE_GPIO1 from SUSP#
0.2	P39	Change J10 footprint and Add J13	Change J10 footprint by Dfx request and Add J13 by vendor suggestion
0.2	P39	Change PC_Beep circuit	Change PC_Beep circuit
0.2	P6	Add R161, R182, R192 BOM structure hange to @	Follow ORB circuit
0.2	P58/59	Add R615 in 15" and 17" page	Pull high LID_SW# at M/B side
0.2	P31	Add Q83 pin 1 power net name +CMOS_PW	For power trace net
0.2	P56/57/58	Change JP21 to JKBI	Change connector to standard name
0.2	P56/57/58	Change JP4 to JTP1	Change connector to standard name
0.2	P43/60	Change JP6 to JPPWRBI	Change connector to standard name
0.2	P34	Change JP1 to JWLNI	Change connector to standard name
0.2	P42	Change JP5 to JBTI	Change connector to standard name
0.2	P43/60	Change JP7 to JCRI	Change connector to standard name
0.2	P19	Add R542	For ESATA detect function
0.2	P42	Add R886, R887, C735	For ESATA detect function
0.2	P31	Add R543	For reserve EC control directly
0.2	P39	Change J10 footprint, Del C635, C636	Change J10 for Dfx and Del component for layout
0.2	P42	Add R877	For reserve EC control directly
0.2	P42	SW3 BOM structure change to @	For ME ASSY concern
0.2	P24	R324 BOM structure change, del @	For AMD update
0.2	P25	Change Q69,Q70,Q71,Q72 to BSS138, change Q66,Q67 pin 1 net name, D28 change to @	For Change BACO part follow AMD reference DATA ,D28 change to @ for leakage
0.2	P42	Change ESATA from port 5 to port 4	For intel risk
0.2	P15	Add R544,R545	For Pull high SMBus
0.2	P12/13	Del R74-R80,R82 R88-R94,R96	For DDR3 DM Bus to GND
0.2	P16	Add R182,R546	Add 186 for reserve sequence, Add R546 for follow CRB & ORB
0.2	P20	Del Add J12, R257 change to @	For voltage drop

Security Classification		Compal Secret Data		Compal Electronics, Inc. KB /SW /LPC Debug Conn.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.1
				Document Number	LA-6758P
Date:	Tuesday, August 17, 2010		Sheet	57	of 57