

ZZZ1
LA5972P_LS5971P_LS5083P

ZZZ3
LA5972P
DAZ@

ZZZ4
LS5971P
DAZ@

ZZZ5
LS5083P
DAZ@

Compal Confidential

NAWA2 Schematics Document


AMD Tigris: Caspian Processor with RS880M/SB710/Park-S3 & M93-S3

2009-11-26

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number LA-5972P	Rev 1.0
				Sheet	1	of 49

Compal Confidential

Model Name : NAWA1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
				Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-5972P	
				Date:	Thursday, December 10, 2009
				Sheet	2 of 49
				Rev	1.0

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.



BTO Option Table

BTO Item	BOM Structure
Discrete	VGA@
PARK	PARK@
M93	M93@
HDT debug	HDT@
UMA	UMA@
Wireless LAN	WLAN@
Blue Tooth	BT@
Camera	CMOS@
New Card	New Card@
VRAM	X76@
UNPON	@

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	CLock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

NAWA1_UMA : UMA@/WLAN@/BT@/CMOS@/NEW_CARD@

NAWA1_DIS : VGA@/M93@/WLAN@/BT@/NEW_CARD@/CMOS@/X76@



External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (CPU)	1001 100X b	98H
			GMT G781-1 (GPU)	1001 101X b	9AH
			SB-Temp Sensor		9CH

EC SM Bus2 address

SB710



SM Bus 0 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP26)	1101 001Xb	D2	New card	
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		
Mini card				

SB710

SM Bus 1 address





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Size B	Document Number	Rev
				LA-5972P		
				Date:	Thursday, December 10, 2009	
				Sheet	3 of 49	









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD CPU S1G3 HT I/F	
Size	Document Number	Date		Rev	1.0
Custom	LA-5972P	Thursday, December 10, 2009		Sheet	4 of 49

Processor DDR2 Memory Interface

PLACE CLOSE TO PROCESSOR
WITHIN 1.2 INCH



Security Classification		Compal Secret Data		Title		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	AMD CPU S1G3 DDRII I/F		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-5972P	1.0
				Date:	Thursday, December 10, 2009	Sheet 5 of 49






Security Classification	Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date
		2009/10/06




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
AMD CPU S1G3 CTRL		
Size	Document Number	Rev
Custom	LA-5972P	1.0
Date:	Thursday, December 10, 2009	Sheet 6 of 49






VDD (+CPU_CORE) decoupling.



VDDIO decoupling.






Security Classification	Compal Secret Data			Title		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	AMD CPU S1G3 PWR & GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-5972P	1.0
				Date:	Thursday, December 10, 2009	Sheet 7 of 49



DIMM1 REV H:5.2mm (BOT)

Security Classification	Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date
		2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.			
Title			
DDR11 SO-DIMM 1			
Size	Document Number		Rev
Custom	LA-5972P		1.0
Date:	Thursday, December 10, 2009	Sheet	8 of 49



DIMM2 REV H:9.2mm (BOT)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
				DDR11 SO-DIMM 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-5972P
				Date:	Thursday, December 10, 2009
				Sheet	9 of 49
				Rev	1.0

(14) PCIE GTX_C_MRX_P[0..15] ↔ PCIE GTX_C_MRX_P[0..15]
 (14) PCIE GTX_C_MRX_N[0..15] ↔ PCIE GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15] ↔ PCIE_MTX_C_GRX_P[0..15] (14)
 PCIE_MTX_C_GRX_N[0..15] ↔ PCIE_MTX_C_GRX_N[0..15] (14)

PCIE GTX_C_MRX_P0 D4
 PCIE GTX_C_MRX_N0 C4
 PCIE GTX_C_MRX_P1 A4
 PCIE GTX_C_MRX_N1 B3
 PCIE GTX_C_MRX_P2 C2
 PCIE GTX_C_MRX_N2 E1
 PCIE GTX_C_MRX_P3 C1
 PCIE GTX_C_MRX_N3 F5
 PCIE GTX_C_MRX_P4 G5
 PCIE GTX_C_MRX_N4 G6
 PCIE GTX_C_MRX_P5 H5
 PCIE GTX_C_MRX_N5 H6
 PCIE GTX_C_MRX_P6 J6
 PCIE GTX_C_MRX_N6 J5
 PCIE GTX_C_MRX_P7 J7
 PCIE GTX_C_MRX_N7 J8
 PCIE GTX_C_MRX_P8 L5
 PCIE GTX_C_MRX_N8 L6
 PCIE GTX_C_MRX_P9 M8
 PCIE GTX_C_MRX_N9 M8
 PCIE GTX_C_MRX_P10 P7
 PCIE GTX_C_MRX_N10 M7
 PCIE GTX_C_MRX_P11 P5
 PCIE GTX_C_MRX_N11 M5
 PCIE GTX_C_MRX_P12 B8
 PCIE GTX_C_MRX_N12 P8
 PCIE GTX_C_MRX_P13 B6
 PCIE GTX_C_MRX_N13 M3
 PCIE GTX_C_MRX_P14 P4
 PCIE GTX_C_MRX_N14 P3
 PCIE GTX_C_MRX_P15 T4
 PCIE GTX_C_MRX_N15 T3

PART 2 OF 6
PCIE I/F GFX

GFX_TX0P A5 PCIE_MTX_C_GRX_P0 C358 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P0
 GFX_TX0N B5 PCIE_MTX_C_GRX_N0 C646 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N0
 GFX_RX1P B4 PCIE_MTX_C_GRX_P1 C648 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P1
 GFX_RX1N C3 PCIE_MTX_C_GRX_N1 C651 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N1
 GFX_RX2P B2 PCIE_MTX_C_GRX_P2 C650 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P2
 GFX_RX2N D1 PCIE_MTX_C_GRX_N2 C653 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N2
 GFX_RX3P D2 PCIE_MTX_C_GRX_P3 C652 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P3
 GFX_RX3N E2 PCIE_MTX_C_GRX_N3 C366 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N3
 GFX_RX4P E1 PCIE_MTX_C_GRX_P4 C356 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P4
 GFX_RX4N F4 PCIE_MTX_C_GRX_N4 C358 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N4
 GFX_RX5P F3 PCIE_MTX_C_GRX_P5 C657 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P5
 GFX_RX5N F1 PCIE_MTX_C_GRX_N5 C658 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N5
 GFX_RX6P F2 PCIE_MTX_C_GRX_P6 C365 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P6
 GFX_RX6N H4 PCIE_MTX_C_GRX_N6 C641 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N6
 GFX_RX7P H3 PCIE_MTX_C_GRX_P7 C641 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P7
 GFX_RX7N H1 PCIE_MTX_C_GRX_N7 C638 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N7
 GFX_RX8P H2 PCIE_MTX_C_GRX_P8 C636 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P8
 GFX_RX8N J2 PCIE_MTX_C_GRX_N8 C637 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N8
 GFX_RX9P J1 PCIE_MTX_C_GRX_P9 C635 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P9
 GFX_RX9N J4 PCIE_MTX_C_GRX_N9 C634 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N9
 GFX_RX10P K3 PCIE_MTX_C_GRX_P10 C632 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P10
 GFX_RX10N K1 PCIE_MTX_C_GRX_N10 C631 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N10
 GFX_RX11P K2 PCIE_MTX_C_GRX_P11 C631 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P11
 GFX_RX11N M4 PCIE_MTX_C_GRX_N11 C629 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N11
 GFX_RX12P M3 PCIE_MTX_C_GRX_P12 C627 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P12
 GFX_RX12N M1 PCIE_MTX_C_GRX_N12 C623 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N12
 GFX_RX13P M2 PCIE_MTX_C_GRX_P13 C623 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P13
 GFX_RX13N N2 PCIE_MTX_C_GRX_N13 C359 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N13
 GFX_RX14P N1 PCIE_MTX_C_GRX_P14 C624 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P14
 GFX_RX14N P1 PCIE_MTX_C_GRX_N14 C621 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N14
 GFX_RX15P P2 PCIE_MTX_C_GRX_P15 C361 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P15
 GFX_RX15N

AE3
 AD4
 AE2
 AD1
 AD2
 V6
 W6
 U5
 U6
 U8
 U7

PCIE I/F GPP

GPP_RX0P AC1
 GPP_RX0N AC2
 GPP_RX1P AB3 PCIE_ITX_PRX_P1 C614 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P1 (31)
 GPP_RX1N AB3 PCIE_ITX_PRX_N1 C362 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N1 (31)
 GPP_RX2P AA2 PCIE_ITX_PRX_P2 C357 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P2 (30)
 GPP_RX2N AA1 PCIE_ITX_PRX_N2 C618 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N2 (30)
 GPP_RX3P Y1
 GPP_RX3N Y2
 GPP_RX4P Y4 PCIE_ITX_PRX_P4 C964 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P4 (31)
 GPP_RX4N Y3 PCIE_ITX_PRX_N4 C965 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N4 (31)
 GPP_RX5P V1
 GPP_RX5N V2

AA8
 Y8
 AA7
 Y7
 AA5
 AA6
 W5
 Y6
 SB_RX0P
 SB_RX0N
 SB_RX1P
 SB_RX1N
 SB_RX2P
 SB_RX2N
 SB_RX3P
 SB_RX3N

PCIE I/F SB

SB_TX0P AD7 SB_TX0P_C C352 1 2 0.1U_0402_10V7K SB_TX0P (23)
 SB_TX0N AE7 SB_TX0N_C C609 1 2 0.1U_0402_10V7K SB_TX0N (23)
 SB_TX1P AD6 SB_TX1P_C C38 1 2 0.1U_0402_10V7K SB_TX1P (23)
 SB_TX1N AB6 SB_TX2P_C C37 1 2 0.1U_0402_10V7K SB_TX2P (23)
 SB_TX2P AC6 SB_TX2N_C C32 1 2 0.1U_0402_10V7K SB_TX2N (23)
 SB_TX2N AD5 SB_TX3P_C C610 1 2 0.1U_0402_10V7K SB_TX3P (23)
 SB_TX3P AE5 SB_TX3N_C C616 1 2 0.1U_0402_10V7K SB_TX3N (23)
 SB_TX3N




RS880M_FCBGA528
RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

PART 1 OF 6
HYPER TRANSPORT CPU I/F


H_CADOP0 Y25
 H_CADON0 Y24
 H_CADOP1 V22
 H_CADON1 V23
 H_CADOP2 V25
 H_CADON2 V24
 H_CADOP3 U24
 H_CADON3 U25
 H_CADOP4 T25
 H_CADON4 T24
 H_CADOP5 P22
 H_CADON5 P23
 H_CADOP6 P25
 H_CADON6 P24
 H_CADOP7 N24
 H_CADON7 N25
 H_CADOP8 AC24
 H_CADON8 AC25
 H_CADOP9 AB25
 H_CADON9 AB24
 H_CADOP10 AA24
 H_CADON10 AA25
 H_CADOP11 Y22
 H_CADON11 Y23
 H_CADOP12 W21
 H_CADON12 W20
 H_CADOP13 V21
 H_CADON13 V20
 H_CADOP14 U20
 H_CADON14 U21
 H_CADOP15 U19
 H_CADON15 U18

H_CADIP0 D24
 H_CADIN0 D25
 H_CADIP1 E24
 H_CADIN1 E25
 H_CADIP2 F24
 H_CADIN2 F25
 H_CADIP3 F22
 H_CADIN3 F23
 H_CADIP4 H23
 H_CADIN4 H22
 H_CADIP5 J25
 H_CADIN5 J24
 H_CADIP6 K24
 H_CADIN6 K25
 H_CADIP7 K23
 H_CADIN7 K22
 H_CADIP8 F21
 H_CADIN8 G21
 H_CADIP9 G20
 H_CADIN9 H21
 H_CADIP10 J20
 H_CADIN10 J21
 H_CADIP11 J18
 H_CADIN11 J19
 H_CADIP12 L19
 H_CADIN12 L18
 H_CADIP13 M19
 H_CADIN13 M18
 H_CADIP14 M21
 H_CADIN14 M20
 H_CADIP15 P18
 H_CADIN15 M18




SA00002DR30 S IC 216-0674026 A13 RS780M FCBGA 0FA
 SA000032T10 S IC 216-0752001 A11 RS880M FCBGA528 0FA

For RS780M A13
 RED: Connected to GND through two separate 140ohm 1% resistor



Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	RS880M VEDIO/CLK GEN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Thursday, December 10, 2009	Sheet	11 of 49	Rev 1.0




FOR Version A11 pop 1.35VS A12 use 1.2V_HT

PART 6/6
GROUND

PAR 4 OF 6
SBD_MEM/DVO_I/F

15mA
26mA
+1.8VS=W/S=20/10mil For Memory PLL power
+1.1VS=W/S=20/10mil For Memory PLL power

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	RS800 PWR/GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document Number	Date		Thursday, December 10, 2009	Sheet	12 of 49
Custom	LA-5972P	Date		Thursday, December 10, 2009	Sheet	12 of 49



DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb


Enables the Test Debug Bus using GPIO. (VSYNC)
 1 : Disable (RS880M)
 0 : Enable (RS880M)



DFT_GPIO1:LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS740/RX780: DFT_GPIO1 RS780:SUS_STAT




RS780 use HSYNC to enable SIDE PORT



RS780 use HSYNC to enable SIDE PORT


RS740/RS780: Enables Side port memory (RS780 use HSYNC#)
 0 : Enable (RS880M)
 1 : Disable(RS880M)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-5972P
				Date:	Thursday, December 10, 2009
				Sheet	13 of 49
				Rev	1.0



PCI EXPRESS INTERFACE

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PARK-S3 PCIE/LVDS	
Size B	Document Number			Rev	1.0
				LA-5972P	
Date:	Thursday, December 10, 2009		Sheet	14	of 49



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIe GNE2 ENABLED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
	H2SYNC		0
	GENERIC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYN		

AMD RESERVED CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
H2SYNC	GENERIC		
GPIO21_BB_EN			



PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



Security Classification	2008/10/06	Compal Secret Data	2009/10/06	Compal Electronics, Inc.
Issued Date	2008/10/06	Deciphered Date	2009/10/06	PARK-S3 Main Generic/MSIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title PARK-S3 Main Generic/MSIC Size C Document Number LA-5972P Date: Thursday, December 10, 2009 Sheet 15 of 49




	M93-S3	PARK-S3
R330	NC	240
R130	NC	0/short
R312	240	150
R331	NC	240
	M93-S3	PARK-S3
R485	4.7K	51.1
R486	4.7K	51.1
C311	0/short	0.1uF
C312	0/short	0.1uF




Vendor		VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix	H5TQ1G63BFR-12C	1	0	0
Samsung	K4W1G1646E-HC12	0	1	0

	M93-S3	PARK-S3
R306	NA	10K
R579	0/short	680
R320	2.2K	NA
C287	2.2nF	68pF




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title PARK-S3 MEM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5972P
				Date	Thursday, December 10, 2009
				Sheet	16 of 49
				Rev	1.0

DPE_VDD10	Park-S3: TMDS/DP=110mA@1.0V : LVDS=120mA@1.0V
DPF_VDD10	M9X-S2/S3: TMDS/DP=170mA@1.1V LVDS=100mA@1.1V







Security Classification	Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date
		2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title PARK-S3 DPX Power		
Size B	Document Number LA-5972P	Rev 1.0
Date: Thursday, December 10, 2009	Sheet 17	of 49





Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
C	Document Number	LA-5972P		1.0	
Date:	Thursday, December 10, 2009	Sheet	18	of	
			49		

- (16) M_DA[63..0] M_DA[0..63]
- (16) M_MA[13..0] M_MA[13..0]
- (16) M_DOM[7..0] M_DOM[7..0]
- (16) M_DQS[7..0] M_DQS[7..0]
- (16) M_DQS# [7..0] M_DQS# [7..0]





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE INFORMATION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	PARK-S3 DDR3 VRAM
Size	C	Document Number	LA-5972P	Rev 1.0
Date:	Thursday, December 10, 2009	Sheet	19	of 49




Routing the trace at least 10mil

NEW CARD
Mini Card1

CLK_NB_14.318M	RS780
1.1V 158R/90.0R	



1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN
2nd (ICS) : SA000023H10 S IC ICS9LPRS488CLKLT MLF 72P CLK GEN



NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	68M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)
GPP_REFCLK	NC	100M DIFF	NC
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF











SEL_HTT66	1	single-ended 66MHz HTT output
	0*	differential 100MHz HTT output
SEL_SATA	1	NON SPREAD 100M SATA SRC6 output
	0*	SPREAD 100M SATA SRC6 output

27M_SEL	1*	NON SPREAD 27M and SPREAD 27M output
	0	differential spread SRC 7 output

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Clock generator			
Size	Document Number	Rev	
Custom	LA-5972P	1.0	
Date:	Thursday, December 10, 2009	Sheet	20 of 49


LCD POWER CIRCUIT




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title		
				LVDS Connector		
				Size	Document Number	Rev
				B	LA-5972P	1.0
				Date:	Thursday, December 10, 2009	Sheet 21 of 49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


CRT CONNECTOR







Place closed to chipset



Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5972P
Date: Thursday, December 10, 2009				Sheet 22	Rev 1.0 of 49




PCIE_CALRP=W/S=4/8 (55ohm impedance), <1"
 PCIE_CALRN=W/S=4/8 (55ohm impedance), <1"



SA00001S570 S IC 218S7EBLA12FG SB700 BGA 528P SB 0FA
 SA000030740 S IC 218-0660017 A14 SB710 FCBGA HF 0FA




Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	SB710-PCIE/PCI/ACPI/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Customer	Document Number	LA-5972P	1.0	Date:	Thursday, December 10, 2009
				Sheet	23 of 49




21857/EAL11FG_BGA528_SB700


Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title			
				SB710 USB/HD audio			
				Size	Document Number	Rev	
				Custom	LA-5972P	1.0	
				Date:	Thursday, December 10, 2009	Sheet	24 of 49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Port Number	Pri/SEC,Mas/Slave assignment	SATA drive controlled by
Port 0	Primary master	SATA controller
Port 1	Secondary master	SATA controller
Port 2	Primary slave	SATA controller
Port 3	Secondary slave	SATA controller
Port 4	Primary (Secondary) master	PATA controller
Port 5	Primary (Secondary) slave	PATA controller





Security Classification	Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date
		2009/10/06


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		SB710 power/GND	
Size	Document Number	Date	Thursday, December 10, 2009
Custom	LA-5972P	Sheet	26 of 49
Rev	1.0		

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0 CLK_PCI_EC	LPC_CLK1	RTC_CLK	AZ_RST_CD#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	Internal pull up H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default L,NC) L,L = FWH ROM	



DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Compal Electronics, Inc. SB710 STRAPS	Size Custom Document Number LA-5972P Rev 1.0
Date: Thursday, December 10, 2009			Sheet 27 of 49	


SATA ODD Conn.





Place caps. near ODD CONN.



SATA HDD Conn.




Close conn





for ESD issue

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD & ODD Connector	
Size B	Document Number	LA-5972P		Rev	1.0
Date:	Thursday, December 10, 2009	Sheet	28	of 49	











add at 8/11
EMI reserved
Close to U7 pin24



Card reader(XD/SD/MMC/MS/MS-Pro HD SD)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTS5138 Card Reader
Size	Document Number	Rev		
Custom	LA-5972P	1.0		
Date:	Thursday, December 10, 2009	Sheet	29	of 49



If overclocking, R157, L18 stuffed and R158 removed.
 If not overclocking, R158, L18 stuffed and R157 removed.
 AR8131:L18=0ohm (more power saving mode)




RJ45 CONN



Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Atheros AR8132 & LAN CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
Document Number				Rev 1.0
LA-5972P				Date: Thursday, December 16, 2009 Sheet 30 of 49

For Wireless LAN






Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)



Reserve for SW mini-pcie debug card. Series resistors closed to KBC side.

LPC_FRAME#_R	R974	1	2	0.0402_5%	LPC_FRAME#	(23,33)
LPC_AD3_R	R975	1	2	0.0402_5%	LPC_AD3	(23,33)
LPC_AD2_R	R976	1	2	0.0402_5%	LPC_AD2	(23,33)
LPC_AD1_R	R977	1	2	0.0402_5%	LPC_AD1	(23,33)
LPC_AD0_R	R978	1	2	0.0402_5%	LPC_AD0	(23,33)
CLK_PCI_DB					CLK_PCI_DB	(23)



BT MODULE CONN




CMOS Camera Conn



EMI request
add at 8/14



Security Classification	Compal Secret Data			Title		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	BlueTooth / Int USB x2 /eSATA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-5972P	1.0
				Date:	Thursday, December 10, 2009	Sheet 32 of 49





Security Classification		Compal Secret Data		Title	
Issued Date	2009/04/23	Deciphered Date	2009/05	BIOS & EC I/O Port	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Date	Thursday, December 10, 2009	Sheet	33	of 49	

Compal Electronics, Inc.


BIOS & EC I/O Port

Date: Thursday, December 10, 2009 Sheet 33 of 49


BIOS(SYS / EC / VGA)




INT_KBD Conn.



Kill Switch






Lid Switch




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector
Size B	Document Number	LA-5972P	Rev	1.0
Date:	Thursday, December 10, 2009	Sheet	34	of 49

Power Button


ON/OFF switch



Switch Board Conn.



LED Green






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power BTN/LED	
Size B	Document Number	LA-5972P		Rev	1.0
Date: Thursday, December 10, 2009				Sheet	35 of 49

CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.

An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).



An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).






Sense resistors must be connected same power that is used for VAUX_3.3

wide 20MIL

		ACES_85204-0400N			
SPK R1-	L37	1	FBMA-L11-160808-121LMA30T	SPK R1- CONN	4
SPK R2-	L38	1	FBMA-L11-160808-121LMA30T	SPK R2- CONN	3
SPK L1-	L36	1	FBMA-L11-160808-121LMA30T	SPK L1- CONN	2
SPK L2-	L34	1	FBMA-L11-160808-121LMA30T	SPK L2- CONN	1





Audio Jack




Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	HD Audio Codec ALC888S-VC	
Size	C	Document Number	LA-5972P	Rev	1.0
Date:	Thursday, December 10, 2009	Sheet	36	of	49

FAN1 Conn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole Document Number LA-5972P
Size	B	Date	Thursday, December 10, 2009	Rev 1.0
			Sheet	37 of 49


+5VALW TO +5VS








+1.2VALW TO +1.2V_HT



+3VALW TO +3VS




+1.8V to +1.8VS



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Compal Electronics, Inc.			
Title DC Interface			
Size B	Document Number LA-5972P	Rev 1.0	
Date:	Thursday, December 10, 2009	Sheet	38 of 49

DC030006J00




@ 4602-Q04C-09R 4P P2.5 JDCIN

Vin Detector		
Min.	typ.	Max.
L-->H 17.430V	17.901V	18.384V
H-->L 16.976V	17.262V	17.728V




ACIN

Precharge detector		
Min.	typ.	Max.
L-->H 14.991V	15.381V	15.782V
H-->L 13.860V	14.247V	14.621V



BATT ONLY


Precharge detector		
Min.	typ.	Max.
L-->H 7.196V	7.349V	7.505V
H-->L 6.138V	6.214V	6.056V




RTC Battery

Security Classification		Compal Secret Data	
Issued Date	2009/01/06	Deciphered Date	2010/01/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title DCIN & DETECTOR			
Size Custom	Document Number	Rev 1.0	
Date: Thursday, December 10, 2009	Sheet 39	of 49	



PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number			Rev	
Date:	Thursday, December 10, 2009	Sheet	40	of	49
					1.0



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV


UMA CP mode
 $V_{acli} = 2.39 * (1.4K + (1.4K + 13.7K)) = 0.2376V$
 $I_{in} = (1/0.02) * ((0.05 * V_{acli}) / 2.39 + 0.05)$
 where $V_{acli} = 0.2376V$, $I_{in} = 2.75A$

DIS CP mode
 $V_{acli} = 2.39 * (3.9K + (3.9K + 16.9K)) = 0.478V$
 $I_{in} = (1/0.015) * ((0.05 * V_{acli}) / 2.39 + 0.05)$
 where $V_{acli} = 0.478V$, $I_{in} = 4A$


LI-3S : 13.5V --- BATT-OVP = 1.5012V
 $BATT-OVP = 0.1112 * V_{MB}$
 Per cell = 3.5V

Connect to EC A/D Pin.
 (33) CHGVADJ

Security Classification	Compal Secret Data		Title	
Issued Date	2007/6/22	Deciphered Date	2008/6/22	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc. CHARGER			Size	Rev
Date: Thursday, December 10, 2009			Document Number	41 of 49




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALW/5VALW
Size	Document Number	Rev		
Custom		1.0		
Date:	Thursday, December 10, 2009	Sheet	42	of 49



Security Classification	Compal Secret Data	
Issued Date	2009/01/06	Deciphered Date
		2010/01/06

Compal Electronics, Inc.		
Title		
1.2V/1.8V/0.9V		
Size	Document Number	Rev
		1.0
Date:	Thursday, December 10, 2009	Sheet 43 of 49


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








	M93
VGA_PWRSEL	Core Voltage Level
0	1.2 V
1	0.95 V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	Rev
					1.0
Date: Thursday, December 10, 2009				Sheet	44 of 49


	POWER_SEL
HIGH	1.0V
LOW	1.1V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+NB_CORE	
Size	Document Number	Rev		1.0	
Date:	Thursday, December 10, 2009	Sheet	45	of 49	



	Part	M93
VGA_PCIE	1.0V	1.1 V
PR811	4.53K	3K



+VDDNB
 Design Current: 2.8A
 Max current: 4A
 OCP_min:5A

+CPU_CORE_0
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

+CPU_CORE_1
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				1.0
Date: Thursday, December 10, 2009				Sheet 47 of 49

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	Adjust power sequence for VGA_PCIE by HW request	P46	PR831=15K	2009.10.27	EVT
2	Change PC108 from 1000pF to 0.068uF for issue solution	P39	PC108=0.068uF	2009.11.17	PVT
3	Add snubber R & C and modify boost resistor for 1.8VP	P43	PR512=2.2 ohm;PR513=4.7 ohm;PC524=820pF	2009.11.17	PVT
4	Adjust power sequence	P45	PR701=34.8K,PC701=0.1uF Un-pop PR520,PQ505	2009.12.03	PVT
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
Customer	LA-5972P	Date:	Thursday, December 10, 2009	Sheet	48 of 49

1. change component AP2301GN to AO3413
2. remove R521, R517, R520 and R518, and reserve U49 , U50, R999, R1000, R1001 and R1002 for experiment Vari-bright function.
3. U6.18 add a pull up resistor R1005 and pull down resistor R1006 for check ENE KB926 version.
4. reserve R1003 and R1004 for Vari-bright test.
5. add J8, C1034, C1035, C1036, C1037, C1038 and C1039 for EMI request.
6. Change R583, R584, R585 and R586 Bead from SM010018110 to SM010022410.
7. reserve R1007 for EMI request.
8. Change C633, C640, C662, C948, C660 and C639 to 10pF for EMI rquest.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5972P
				Date Thursday, December 10, 2009	Rev 1.0