


Z94Rp


Rev.1.2

Yonah/RC410ME/IXP450 BLOCK DIAGRAM

PAGE	TITLE
01	Block Diagram
02	Yonah CPU(1)
03	Yonah CPU(2)
04	THERMAL SENSOR/FAN
05	RC410ME AGTL+ I/F (1)
06	RC410ME A-LINK (2)
07	RC410ME DDR2 I/F (3)
08	RC410ME VIDEO I/F (4)
09	RC410ME POWER (5)
10	SB450 ALINK/PCI/CPU/LPC (1)
11	SB450 IDE (2)
12	SB450 AC97/USB (3)
13	SB450 POWER (4)
14	SB450 STRAPS (5)
15	DDR2 DIMMs
16	DDR2 TERMINATION
17	CLOCK GEN.-ICS951417
18	LVDS
19	CRT
20	ALC660/MIC
21	AMP/Speaker
22	EC IT8510E
23	ISA ROM
24	SIO/PortBAR
25	LAN 8100CL
26	RJ11+45 & MDC
27	CARDBUS R5C841
28	PCMCIA&Debug Port
29	SD/MS
30	HDD/CD-ROM
31	USB/LED/TP
32	INV/WLAN
33	Hole
34	System poweron sequency
35	System Resource
61	Power-SEQUENCE
62	Power-VCORE
63	Power-3VSUS/5VSUS
64	Power-1.8VSUS/1.2VS
65	Power-VCCP/1.5VS/0.9VS
66	Power-BAT
67	Power-CHARGE
68	Power-POWER LIMIT/AC-BAT DETECT
69	Power-LOAD SWITCH
70	Power Block Diagram
**	
**	



ASUS		Title : BLOCK DIAGRAM	
ASUS-IB Server		Engineer: Spring LI	
Size	Project Name	Rev	
Custom	Z94Rp	1.1	
Date: 08/17/2006		Sheet	1 of 45



**CPU +Vcore
Mid-Frequency
Capacitors**

- +Vcore Low-Freq Capacitor**
Intel: 330UF *6
ATI: 330UF *6
R1F: 330UF *4
- +Vcore Mid-Frequency Capacitor**
Intel: 22UF *32
ATI: 10UF *26
R1F: 22UF *16
- +VCCP Decoupling Capacitor**
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4

A6RF: 220UF *1, 0.1UF *6

Layout note: route VCCSENSE and VSSSENSE trace at 27.4 Ohm with 2mil spacing mismatch and 18 mils trace on 7 mils spacing, please place the pull-up/down resistors within 1 inch of cpu


U201D			
A4	VSS11	VSS82	
A5	VSS12	VSS83	
A6	VSS13	VSS84	
A7	VSS14	VSS85	
A8	VSS15	VSS86	
A9	VSS16	VSS87	
A10	VSS17	VSS88	
A11	VSS18	VSS89	
A12	VSS19	VSS90	
A13	VSS20	VSS91	
A14	VSS21	VSS92	
A15	VSS22	VSS93	
A16	VSS23	VSS94	
A17	VSS24	VSS95	
A18	VSS25	VSS96	
A19	VSS26	VSS97	
A20	VSS27	VSS98	
B1	VSS28	VSS99	
B2	VSS29	VSS100	
B3	VSS30	VSS101	
B4	VSS31	VSS102	
B5	VSS32	VSS103	
B6	VSS33	VSS104	
B7	VSS34	VSS105	
B8	VSS35	VSS106	
B9	VSS36	VSS107	
B10	VSS37	VSS108	
B11	VSS38	VSS109	
B12	VSS39	VSS110	
B13	VSS40	VSS111	
B14	VSS41	VSS112	
B15	VSS42	VSS113	
B16	VSS43	VSS114	
B17	VSS44	VSS115	
B18	VSS45	VSS116	
B19	VSS46	VSS117	
B20	VSS47	VSS118	
C1	VSS48	VSS119	
C2	VSS49	VSS120	
C3	VSS50	VSS121	
C4	VSS51	VSS122	
C5	VSS52	VSS123	
C6	VSS53	VSS124	
C7	VSS54	VSS125	
C8	VSS55	VSS126	
C9	VSS56	VSS127	
C10	VSS57	VSS128	
C11	VSS58	VSS129	
C12	VSS59	VSS130	
C13	VSS60	VSS131	
C14	VSS61	VSS132	
C15	VSS62	VSS133	
C16	VSS63	VSS134	
C17	VSS64	VSS135	
C18	VSS65	VSS136	
C19	VSS66	VSS137	
C20	VSS67	VSS138	
C21	VSS68	VSS139	
C22	VSS69	VSS140	
C23	VSS70	VSS141	
C24	VSS71	VSS142	
C25	VSS72	VSS143	
C26	VSS73	VSS144	
C27	VSS74	VSS145	
C28	VSS75	VSS146	
C29	VSS76	VSS147	
C30	VSS77	VSS148	
C31	VSS78	VSS149	
C32	VSS79	VSS150	
C33	VSS80	VSS151	
C34	VSS81	VSS152	
C35	VSS82	VSS153	
C36	VSS83	VSS154	
C37	VSS84	VSS155	
C38	VSS85	VSS156	
C39	VSS86	VSS157	
C40	VSS87	VSS158	
C41	VSS88	VSS159	
C42	VSS89	VSS160	
C43	VSS90	VSS161	
C44	VSS91	VSS162	AE24

ASUS Title : Yonah CPU(2)
 <OrigName> Project Name
 Custom Z94Rp Engineer: Spring LI
 Date: 8/8 2008 Sheet: 3 of 46

Fan Speed Control

KBC will issue a analog (a voltage level) signal.
SW: FAN_DA1 must be low during S3


Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
 12 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 12 mils
 -----OTHER SIGNALS

Avoid BPSB,Power





NB Detect




CPU Detect

ASUS		Title : THERMAL SERSOR,FAN	
Size: Custom		Project Name: Z94Rp	Engineer: Spring LI
Date: 2008-05-23	Rev: 1.1	Sheet: 4	of 45









US01F





W5	VSSA40	PART 6 OF 6	VSS70	M14
M6	VSSA41		VSS71	AC14
AB6	VSSA44		VSS72	AG16
AB6	VSSA45		VSS73	AA2
VSS4	VSSA49		VSS74	AS
V7	VSSA38		VSS75	VSSA38
AA2	VSSA39		VSS76	D27
AA7	VSSA3		VSS77	AC06
AA7	VSSA3		VSS78	H18
AA7	VSSA3		VSS79	A16
AA7	VSSA3		VSS80	AD17
AA7	VSSA3		VSS81	B2
AA7	VSSA3		VSS82	B27
AA7	VSSA3		VSS83	D28
AA7	VSSA3		VSS84	T30
AA7	VSSA3		VSS85	VSS99
AA7	VSSA3		VSS86	AD11
AA7	VSSA3		VSS87	H16
AA7	VSSA3		VSS88	M16
AA7	VSSA3		VSS89	U19
AA7	VSSA3		VSS90	D25
AA7	VSSA3		VSS91	U18
AA7	VSSA3		VSS92	D26
AA7	VSSA3		VSS93	T29
AA7	VSSA3		VSS94	U19
AA7	VSSA3		VSS95	D25
AA7	VSSA3		VSS96	D25
AA7	VSSA3		VSS97	D25
AA7	VSSA3		VSS98	D25
AA7	VSSA3		VSS99	D25
AA7	VSSA3		VSS100	D25
AA7	VSSA3		VSS101	D25
AA7	VSSA3		VSS102	D25
AA7	VSSA3		VSS103	D25
AA7	VSSA3		VSS104	D25
AA7	VSSA3		VSS105	D25
AA7	VSSA3		VSS106	D25
AA7	VSSA3		VSS107	D25
AA7	VSSA3		VSS108	D25
AA7	VSSA3		VSS109	D25
AA7	VSSA3		VSS110	D25
AA7	VSSA3		VSS111	D25
AA7	VSSA3		VSS112	D25
AA7	VSSA3		VSS113	D25
AA7	VSSA3		VSS114	D25
AA7	VSSA3		VSS115	D25
AA7	VSSA3		VSS116	D25
AA7	VSSA3		VSS117	D25
AA7	VSSA3		VSS118	D25
AA7	VSSA3		VSS119	D25
AA7	VSSA3		VSS120	D25
AA7	VSSA3		VSS121	D25
AA7	VSSA3		VSS122	D25
AA7	VSSA3		VSS123	D25
AA7	VSSA3		VSS124	D25
AA7	VSSA3		VSS125	D25
AA7	VSSA3		VSS126	D25
AA7	VSSA3		VSS127	D25
AA7	VSSA3		VSS128	D25
AA7	VSSA3		VSS129	D25
AA7	VSSA3		VSS130	D25
AA7	VSSA3		VSS131	D25
AA7	VSSA3		VSS132	D25
AA7	VSSA3		VSS133	D25
AA7	VSSA3		VSS134	D25
AA7	VSSA3		VSS135	D25
AA7	VSSA3		VSS136	D25
AA7	VSSA3		VSS137	D25
AA7	VSSA3		VSS138	D25
AA7	VSSA3		VSS139	D25
AA7	VSSA3		VSS140	D25
AA7	VSSA3		VSS141	D25
AA7	VSSA3		VSS142	D25
AA7	VSSA3		VSS143	D25
AA7	VSSA3		VSS144	D25
AA7	VSSA3		VSS145	D25
AA7	VSSA3		VSS146	D25
AA7	VSSA3		VSS147	D25
AA7	VSSA3		VSS148	D25
AA7	VSSA3		VSS149	D25
AA7	VSSA3		VSS150	D25





Rev 1.1 For SMT Issue





LPC FRAME#	R1047	2	100kOhm
LPC ADD	R1048	2	100kOhm
LPC AD0	R1049	2	100kOhm
LPC AD2	R1050	2	100kOhm
LPC AD3	R1051	2	100kOhm
LPC AD5	R1052	2	100kOhm
LDRDRT SB	R1053	2	100kOhm





ASUS		Title : SB450 IDE 02	
<OrigName>		Engineer : Spring LI	
Size	Project Name		Rev
Custom	Z94Rp		1.1
Date: 8.8	File: 21_2008	Sheet	11 of 45





REQUIRED STRAPS

	AUTO_ON#	AC_SDOUT	RTC_CLK	SPDF_OUT	CLK_LAN	CLK_SIO	CLK_KB	CLK_FW	CLK_DB	PCI_CLK7	PCI_CLK8
PULL HIGH	MANUAL PWR ON	USE DEBUG STRAPS	INTERNAL RTC	SIO 24MHz							
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS	EXTERNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz	SEE NOTE1	USB PHY PWRDOWN DISABLE	USE USB PLL	SEE NOTE2	CPU I/F = K8	ROM TYPE H.H = PCI ROM H.L = LPC ROM I (DEFAULT) LPC Address Mapped below 1M L.H = LPC ROM II LPC Address Mapped to top 4G L.L = FW ROM	


NOTE

1. USB CLK STRAPPING CHANGE

	A21,A22,A23	A31 AND NEWER
10K PULL UP	OSC/CLOCK BUFFER	CRYSTAL PAD
10K PULL DOWN	CRYSTAL PAD	OSC/CLOCK BUFFER

2. 14MHz CLOCK TYPE STRAPPING

	A11~A31	A32 AND ABOVE
	14MHz CLOCK PAD IS CRYSTAL PAD	PCIE COMMON MODE SETTING
10K PULL UP	CLOCK INPUT BUFFER	PCIE CM_SET LOW
10K PULL DOWN	CRYSTAL PAD	PCIE CM_SET HIGH




STRP_CPU_VOLTAGE: CPU VCC

0: MOBILE CPU
1: DESKTOP CPU



DEFAULT: 0

STRP_CPU_VOLTAGE (8)


ASUS		Title : SB450 STRAPS(5)	
-OrigName-		Engineer: Spring LJ	
Site	Project Name		Rev
China	Z94Rp		1.1
Date: 08/23/2006		Sheet 14	of 45






Rev 1.1 swap for
DDR Termination



ASUS Title : **DDR2 Termination**
 Engineer: **Spring LI**
 <OrigName>
 Size Project Name
 Custom **Z94Rp** Rev 1.1
 Date: 星期三, 十一月 27, 2008 Sheet 16 of 45



PLACE termination close to source IC





BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

ASUS Title : **CLOCK GENERATOR**

-<OrigName> Engineer: **Spring Li**



Size	Project Name	Rev
Custom	Z94Rp	1.1
Date: 五月 23 2006	Sheet 17 of 45	

LCD Power











Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"


LCD LVDS Interface




PLACE ESD Diodes near VGA port








ASUS		Title : AMPLIFIER 2 CHANNEL
<OrigName>	Project Name	Engineer: Spring Li
Size	Custom	794Rp
Date: 8/8	8/8/2008	Sheet 21 of 48




Pin	Signal	Value	Notes
1	EXT_SMI#	10KOhm	
2	EXT_SMI	10KOhm	
3	EXT_SMI#	10KOhm	
4	EXT_SMI	10KOhm	
5	EXT_SMI#	10KOhm	
6	EXT_SMI	10KOhm	
7	EXT_SMI#	10KOhm	
8	EXT_SMI	10KOhm	
9	EXT_SMI#	10KOhm	
10	EXT_SMI	10KOhm	
11	EXT_SMI#	10KOhm	
12	EXT_SMI	10KOhm	
13	EXT_SMI#	10KOhm	
14	EXT_SMI	10KOhm	
15	EXT_SMI#	10KOhm	
16	EXT_SMI	10KOhm	
17	EXT_SMI#	10KOhm	
18	EXT_SMI	10KOhm	
19	EXT_SMI#	10KOhm	
20	EXT_SMI	10KOhm	
21	EXT_SMI#	10KOhm	
22	EXT_SMI	10KOhm	
23	EXT_SMI#	10KOhm	
24	EXT_SMI	10KOhm	
25	EXT_SMI#	10KOhm	
26	EXT_SMI	10KOhm	
27	EXT_SMI#	10KOhm	
28	EXT_SMI	10KOhm	
29	EXT_SMI#	10KOhm	
30	EXT_SMI	10KOhm	
31	EXT_SMI#	10KOhm	
32	EXT_SMI	10KOhm	
33	EXT_SMI#	10KOhm	
34	EXT_SMI	10KOhm	
35	EXT_SMI#	10KOhm	
36	EXT_SMI	10KOhm	
37	EXT_SMI#	10KOhm	
38	EXT_SMI	10KOhm	
39	EXT_SMI#	10KOhm	
40	EXT_SMI	10KOhm	
41	EXT_SMI#	10KOhm	
42	EXT_SMI	10KOhm	
43	EXT_SMI#	10KOhm	
44	EXT_SMI	10KOhm	
45	EXT_SMI#	10KOhm	
46	EXT_SMI	10KOhm	
47	EXT_SMI#	10KOhm	
48	EXT_SMI	10KOhm	
49	EXT_SMI#	10KOhm	
50	EXT_SMI	10KOhm	
51	EXT_SMI#	10KOhm	
52	EXT_SMI	10KOhm	
53	EXT_SMI#	10KOhm	
54	EXT_SMI	10KOhm	
55	EXT_SMI#	10KOhm	
56	EXT_SMI	10KOhm	
57	EXT_SMI#	10KOhm	
58	EXT_SMI	10KOhm	
59	EXT_SMI#	10KOhm	
60	EXT_SMI	10KOhm	
61	EXT_SMI#	10KOhm	
62	EXT_SMI	10KOhm	
63	EXT_SMI#	10KOhm	
64	EXT_SMI	10KOhm	
65	EXT_SMI#	10KOhm	
66	EXT_SMI	10KOhm	
67	EXT_SMI#	10KOhm	
68	EXT_SMI	10KOhm	
69	EXT_SMI#	10KOhm	
70	EXT_SMI	10KOhm	
71	EXT_SMI#	10KOhm	
72	EXT_SMI	10KOhm	
73	EXT_SMI#	10KOhm	
74	EXT_SMI	10KOhm	
75	EXT_SMI#	10KOhm	
76	EXT_SMI	10KOhm	
77	EXT_SMI#	10KOhm	
78	EXT_SMI	10KOhm	
79	EXT_SMI#	10KOhm	
80	EXT_SMI	10KOhm	
81	EXT_SMI#	10KOhm	
82	EXT_SMI	10KOhm	
83	EXT_SMI#	10KOhm	
84	EXT_SMI	10KOhm	
85	EXT_SMI#	10KOhm	
86	EXT_SMI	10KOhm	
87	EXT_SMI#	10KOhm	
88	EXT_SMI	10KOhm	
89	EXT_SMI#	10KOhm	
90	EXT_SMI	10KOhm	
91	EXT_SMI#	10KOhm	
92	EXT_SMI	10KOhm	
93	EXT_SMI#	10KOhm	
94	EXT_SMI	10KOhm	
95	EXT_SMI#	10KOhm	
96	EXT_SMI	10KOhm	
97	EXT_SMI#	10KOhm	
98	EXT_SMI	10KOhm	
99	EXT_SMI#	10KOhm	
100	EXT_SMI	10KOhm	








PLCC32 Socket
PN:12G04300032F

SST-PLCC32 4Mbits Flash ROM
PN:05G001027221/05-001004100





ISA ROM



LAN PORT






MDC




ASUS		Title : RJ11+45 & MDC	
<OrigName>	Project Name	Engineer:	Spring LI
Site	Custom	Project Name	Z94Rp
Date: 08/08/2008	Rev: 1.1	Sheet: 26	of 45



PCMCIA Socket













Memory Card Detect

MS_CD#	SD_CD#	Not Support
0	0	Not Support
1	0	Small Card
1	1	Memory Stick


MC_CD# : Memory Card Detect







USB






ASUS		Title : USB / LED / TP	
<OrigName>		Engineer: Spring LI	
Site	Project Name	Rev	
Custom	Z94Rp	1.1	
Date: 08/08/2008		Sheet: 31	of 48




USB WIRESSLEE LAN




ASUS		Title : FUNCTION KEY & BT	
<OrigName>		Engineer: Spring LI	
Site	Project Name	Rev	
Custom	Z94Rp	1.1	
Date: 08/23/2008		Sheet: 32	of 48









PAD Hole (2hole) --- E



Hole no GND --- A




Oblong drill hole



PTH Hole

ASUS		Title : Hole	
<OrigName>	Project Name	Engineer:	Spring LI
Site	Custom	Part No.	Z94Rp
Date:	Rev 1.1	Sheet	33 of 45



Power On Sequence
 1 → 20

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 LAN	AD16	0	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	A



SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)


SB400 GPIO TABLE

GPIO	TYPE	POWER DOMAIN	FUNCTION
GPIO 0	I/OD	S0	
GPIO 1	I/O	S0	
GPIO 2	I/O	S0	SB_SPKR
GPIO 3	I/O	S0	
GPIO 4	I/O	S0	PCB_ID0
GPIO 5	I/O	S0	PCB_ID1
GPIO 6	I/OD	S0	VRM_ID2
GPIO 7	I/O	S0	VRM_PWRGD
GPIO 8	I/O	S0	CB_SD#
GPIO 9	I/O	S0	BACK_OFF#
GPIO 10	I/O	S5	SB_PM_THERM#
GPIO 11	I/O	S0	
GPIO 12	I/O	S0	
GPIO 13	I/O	S0	
GPIO 14	I/O	S0	
GPIO 31	I/O	S0	PCI_GNT#5
GPIO 32	I/O	S0	PCI_GNT#6
GPIO 33	I/O	S0	PCI_INTE#
GPIO 34	I/O	S0	PCI_INTF#
GPIO 35	I/O	S0	PCI_INTG#
GPIO 36	I/O	S0	PCI_INTH#
GPM 0	I	S5	
GPM 1	I	S5	
GPM 2	I/O	S5	
GPM 3	I	S5	
GPM 4	I	S5	
GPM 5	I	S5	
GPM 6	I/OD	S5	PWRLED_1HZ
GPM 7	I	S5	SYS_RESET#
GEVENT 0	I	S5	
GEVENT 1	I	S0	
GEVENT 2	I	S5	THRMTRIP#
GEVENT 3	I	S5	LPC_PME#
GEVENT 4	I	S5	PCI_PME#
GEVENT 5	I	S5	H_PROCHOT#
GEVENT 6	I	S5	
GEVENT 7	I	S5	
GEVENT 8			KB_SCI
EXTEVENT#0			EXT_SMI#
EXTEVENT#1			SIO_SMI#

KBC GPIO	W1V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	LID_EC#	
P20(Pin 38)	KBCRSM	
P42(Pin 23)		
P43(Pin 22)	OP_SD#	
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI#	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID0	
P52(Pin 15)	KID1	
P53(Pin 14)		
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)		
P57(Pin 10)	INV_DA	
P67(Pin 74)		
P66(Pin 75)		
P65(Pin 76)	GAIN_AMP_K#	0 -> 8 W/V 1 -> NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)		
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	






		Title : SYSTEM RESOURCE	
<OrigName>		Engineer: Spring LI	
Site	Project Name		Rev
Custom	Z94Rp		1.1
Date: 08/14/2008		Sheet	35 of 45








Close to Phase 1 Inductor

ASUS		Title : POWER_VCORE
<OrigName>		Engineer: Spring Li
Size	Project Name	Rev
Custom	Z94Rp	1.1
Date: 8/11	T/H 23, 2009	Sheet 82 of 46









ASUS Title : 1.05VA & +0.9VS
 Engineer: Spring LI

Size	Project Name	Rev
B	294Rp	1.1
Date: 2006.11.23	Sheet	65 of 45




ASUS		Title : BAT CON/PWK
		Engineer: Spring Li
Size	Project Name	Rev
B	Z94Rp	1.1
Date: 2006.7.11	Sheet 66	of 65




AC_IN Threshold 2.949Vmax A_D_DOCK_IN
 > 1.78V active
 Adapter In(max) = 0.076V/Rsense(ADIN)[VCLS+VREF]
 Rsense(ADIN)=0.02 ohm
 VCLS= 0.8663-27A
 => R6705=10K,R6700=68.1K
 Charge Current Ichg = [0.075V/Rsense(CHG)]/[VCTL-9.6V]
 Rsense(CHG)=0.025 ohm
 VCTL= 3.015V => Ichg = 2.5A
 VCTL= 1.687V => Ichg = 1.4A
 VCTL= 1.584V
 Vbatt = Cell -1 Vref -(VCTL - 1.8V) / 9.52]
 VCTL= 1.584V
 => Vbatt = 4.2V
 Mode pin : Vmode > 2.8V (tie to LDO pin) => 4 Cells
 2.0 > Vmode > 1.8V (floating) => 3 Cells
 0.8 > Vmode (tie to GND) => Learning mode
 VCTL< 0.8V or DCIN < 7V => Charger Disable
 Precharge current=150mA

ASUS		Title : CHARGE	
<OrigName>		Engineer: Spring LI	
Size	Project Name		Rev
Custom	Z94Rp		1.1
Date: 3/8/2005	1/18/2005	Sheet	67 of 68




BATTERY A/D_SD# (OVP)



Power Limit Circuit



BATTERY IN DETECT



POWER PATH & BAT_LEARN

