

- Tentative Specification
- Preliminary Specification
- Approval Specification

**MODEL NO.: V390HJ1**  
**SUFFIX: P02**

<b>Customer:</b>	
<b>APPROVED BY</b>	<b>SIGNATURE</b>
Name / Title _____	_____
<b>Note</b>	
_____	
Please return 1 copy for your confirmation with your signature and comments.	

Approved By	Checked By	Prepared By
Chao-Chun Chung	Vita Wu	Alan Hung

## CONTENTS

<b>1. GENERAL DESCRIPTION</b> .....	<b>4</b>
1.1 OVERVIEW .....	4
1.2 FEATURES .....	4
1.3 MECHANICAL SPECIFICATIONS .....	4
<b>2. ABSOLUTE MAXIMUM RATINGS</b> .....	<b>5</b>
<b>2.1 ABSOLUTE RATINGS OF ENVIRONMENT</b> .....	<b>5</b>
2.2 PACKAGE STORAGE .....	6
2.3 ELECTRICAL ABSOLUTE RATINGS .....	6
2.3.1 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL) .....	6
<b>3. ELECTRICAL CHARACTERISTICS</b> .....	<b>7</b>
3.1 TFT LCD OPEN CELL .....	7
<b>4. BLOCK DIAGRAM OF INTERFACE</b> .....	<b>10</b>
4.1 TFT LCD OPEN CELL .....	10
<b>5. INPUT TERMINAL PIN ASSIGNMENT</b> .....	<b>11</b>
5.1 TFT LCD OPEN CELL INPUT .....	11
5.2 BLOCK DIAGRAM OF INTERFACE .....	14
5.3 LVDS INTERFACE .....	16
5.4 COLOR DATA INPUT ASSIGNMENT .....	18
5.5 FLICKER (VCOM) ADJUSTMENT .....	19
<b>6. INTERFACE TIMING</b> .....	<b>20</b>
6.1 INPUT SIGNAL TIMING SPECIFICATIONS .....	20
6.2 POWER ON/OFF SEQUENCE .....	23
<b>7. OPTICAL CHARACTERISTICS</b> .....	<b>24</b>
7.1 TEST CONDITIONS .....	24
7.2 OPTICAL SPECIFICATIONS .....	25
<b>8. DEFINITION OF LABELS</b> .....	<b>28</b>
<b>9. PACKAGING</b> .....	<b>29</b>
9.1 PACKING SPECIFICATIONS .....	29
9.2 PACKING METHOD .....	29
<b>10. PRECAUTIONS</b> .....	<b>31</b>
<b>10.1 ASSEMBLY AND HANDLING PRECAUTIONS</b> .....	<b>31</b>
<b>10.2 SAFETY PRECAUTIONS</b> .....	<b>31</b>
<b>11. MECHANICAL CHARACTERISTIC</b> .....	<b>32</b>

## REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 4.0	May 15, 2013	All	All	The Approval Specification was first issued.

## 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V390HJ1-P02 is a 39" TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color).

### 1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	38.5
Pixels [lines]	1920 x 1080
Active Area [mm]	853.92(H) x 480.33(V)
Sub-Pixel Pitch [mm]	0.14825 (H) x 0.44475 (V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	TYP. 1280g
Physical Size [mm]	874.46(W) x 535.03(H) x 1.35(D) typ.
Display Mode	Transmissive mode / Normally black
Contrast Ratio	3000:1 Typ. (Typical value measure at INX's module)
Glass thickness (Array / CF) [mm]	0.5 / 0.5
Viewing Angle (CR>20)	+88/-88(H), +88/-88(V) Typ. (CR ≥ 20) (Typical value measure at INX's module)
Color Chromaticity	* Please refer to "color chromaticity" on p.25
Cell Transparency [%]	5.8%
Polarizer Surface Treatment	Anti-Glare coating (Haze 3.5%) Hard Coating (3H)

### 1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	1230	1280	1330	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ± 0.5mm as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position

**2. ABSOLUTE MAXIMUM RATINGS**


**2.1 ABSOLUTE RATINGS OF ENVIRONMENT**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	50	°C	(1), (2)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta ≤ 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.



**2.2 PACKAGE STORAGE**

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

**2.3 ELECTRICAL ABSOLUTE RATINGS**

**2.3.1 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

**3. ELECTRICAL CHARACTERISTICS**


**3.1 TFT LCD OPEN CELL**

(Ta = 25 ± 2 °C)


Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max.			
Power Supply Voltage	V <sub>CC</sub>	10.8	12	13.2	V	(1)	
Rush Current	I <sub>RUSH</sub>	—	—	3.11	A	(2)	
Power Consumption	White Pattern	—	4.32	5.68	W	(3)	
	Horizontal Stripe	—	7.32	9.77	W		
	Black Pattern	—	4.32	5.54	W		
Power Supply Current	White Pattern	—	0.36	0.43	A		
	Horizontal Stripe	—	0.61	0.73	A		
	Black Pattern	—	0.36	0.42	A		
LVDS interface	Differential Input High Threshold Voltage	V <sub>LVTH</sub>	+100	—	300	mV	(4)
	Differential Input Low Threshold Voltage	V <sub>LVTL</sub>	-300	—	-100	mV	
	Common Input Voltage	V <sub>CM</sub>	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	V <sub>ID</sub>	200	—	600	mV	
	Terminating Resistor	R <sub>T</sub>	—	100	—	ohm	
CMIS interface	Input High Threshold Voltage	V <sub>IH</sub>	2.7	—	3.3	V	
	Input Low Threshold Voltage	V <sub>IL</sub>	0	—			

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:



**Vcc rising time is 470us**



Note (3) The specified power supply current is under the conditions at  $V_{cc} = 12\text{ V}$ ,  $T_a = 25 \pm 2\text{ }^\circ\text{C}$ ,  $f_v = 60\text{ Hz}$ , whereas a power dissipation check pattern below is displayed.




a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern




Note (4) The LVDS input characteristics are as follows:



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD OPEN CELL




**5. INPUT TERMINAL PIN ASSIGNMENT**

**5.1 TFT LCD OPEN CELL INPUT**

CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(4)
8	N.C.	No Connection	(2)
9	N.C.	No Connection	(2)
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(5)
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	(5)
20	ECLK+	Even pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(5)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	(2)
25	N.C.	No Connection	
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(5)
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	(5)
36	OCLK+	Odd pixel Positive LVDS differential clock input	
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(5)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	(2)
41	N.C.	No Connection	
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) LVDS connector pin order defined as follows




Note (2) Reserved for internal use. Please leave it open.

Note (3)

SELLVDS	Mode
L	JEIDA
H(default)	VESA

L: Connect to GND, H: Connect to Open or +3.3V


Note (4) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. ( $R1 < 1K \text{ Ohm}$ )




System side  
 $R1 < 1K$

Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow:



5.2 BLOCK DIAGRAM OF INTERFACE



ER0~ER7	Even pixel R data	OR0~OR7	Odd pixel R data
EG0~EG7	Even pixel G data	OG0~OG7	Odd pixel G data
EB0~EB7	Even pixel B data	OB0~OB7	Odd pixel B data
		DE	Data enable signal
		DCLK	Data clock signal


Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.


Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

5.3 LVDS INTERFACE

VESA Format : SELLVDS = H or Open



JEIDA Format : SELLVDS = L





R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

**5.4 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.


Color		Data Signal																						
		Red								Green								Blue						
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage

**5.5 FLICKER (VCOM) ADJUSTMENT**


(1) Adjustment Pattern:

Flick pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.



(2) Adjustment method: (VR)

Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted to the point with least flickering of the center screen. After making it surely overrun at once, it should be adjusted to the optimum point.



**6. INTERFACE TIMING**

**6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

(Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	$F_{clk_{in}}$ (=1/TC)	60	74.25	80	MHz	
	Input cycle to cycle jitter	$T_{rcj}$	—	—	200	ps	(3)
	Spread spectrum modulation range	$F_{clk_{in\_mod}}$	$F_{clk_{in}}-2\%$	—	$F_{clk_{in}}+2\%$	MHz	(4)
	Spread spectrum modulation frequency	$F_{SSM}$	—	—	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	$T_{RSKM}$	-400	—	400	ps	(5)
Vertical Active Display Term	Frame Rate	$F_{r5}$	47	50	53	Hz	(6)
		$F_{r6}$	57	60	63	Hz	
	Total	$T_v$	1115	1125	1135	Th	$T_v=T_{vd}+T_{vb}$
	Display	$T_{vd}$	1080	1080	1080	Th	
	Blank	$T_{vb}$	35	45	55	Th	
Horizontal Active Display Term	Total	$T_h$	1050	1100	1150	Tc	$T_h=T_{hd}+T_{hb}$
	Display	$T_{hd}$	960	960	960	Tc	
	Blank	$T_{hb}$	90	140	190	Tc	


Note (1) Please make sure the range of frame rate has follow the below equation :

$$F_{clk_{in}(max)} \geq F_{r6} \times T_v \times T_h$$


$$F_{r5} \times T_v \times T_h \geq F_{clk_{in}(min)}$$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below :


**INPUT SIGNAL TIMING DIAGRAM**



Note (3) The input clock cycle-to-cycle jitter is defined as below figures.  $Trcl = |T_1 - T_2|$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.


**LVDS RECEIVER INTERFACE TIMING DIAGRAM**



**6.2 POWER ON/OFF SEQUENCE**

(Ta = 25 ± 2 °C)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



**Power ON/OFF Sequence**


- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance. If  $T2 < 0$ , that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.

**7. OPTICAL CHARACTERISTICS**

**7.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	VCC	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	IL	16.5	mA
Oscillating Frequency (Inverter)	FW	40	KHz
Vertical Frame Rate	Fr	60	Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.





**7.2 OPTICAL SPECIFICATIONS**

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Color Chromaticity	Red	Rcx	-0.03	0.643	+0.03	-	(0)
		Rcy		0.329		-	
	Green	Gcx		0.279		-	
		Gcy		0.589		-	
	Blue	Bcx		0.133		-	
		Bcy		0.111		-	
	White	Wcx		0.311		-	
		Wcy		0.347		-	
Center Transmittance	T%	$\theta_x=0^\circ, \theta_y=0^\circ$ with INX module	-	5.8	-	%	(1),(6)
Contrast Ratio	CR			3000	-	-	(1),(3)
Response Time	Gray to gray	$\theta_x=0^\circ, \theta_y=0^\circ$ with INX Module	-	8.5	16	ms	(1),(4)
White Variation	$\delta W$	$\theta_x=0^\circ, \theta_y=0^\circ$ with INX module	-	-	1.3	-	(1),(5)
Viewing Angle	Horizontal	$\theta_{x+}$	-	88	-	Deg.	(1),(2)
		$\theta_{x-}$	-	88	-		
	Vertical	$\theta_{y+}$	-	88	-		
		$\theta_{y-}$	-	88	-		


Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

1. Measure Module's and BLU's spectrum at center point. White is without signal input and R,G,B are with signal input. BLU (for V390HJ1-L02) is supplied by INX.
2. Calculate cell's spectrum.
3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by INX and driving voltage are based on suitable gamma voltages.

Note (2) Definition of Viewing Angle ( $\theta_x, \theta_y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance of L255}}{\text{Surface Luminance of L0}}$$

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (X), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).


Note (4) Definition of Response Time ( $T_R, T_F$ ):



Note (5) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

$$\delta W = \text{Maximum [L (1), L (2), L (3), L (4), L (5)]} / \text{Minimum [L (1), L (2), L (3), L (4), L (5)]}$$



Note (6) Definition of Transmittance (T%) :



Measure the luminance of gray level 255 at center point of LCD module.

$$\text{Transmittance (T\%)} = \frac{\text{Luminance of LCD module}}{\text{Luminance of backligh unit}} \times 100\%$$

**8. DEFINITION OF LABELS**


**8.1 OPEN CELL LABEL**


The barcode nameplate is pasted on each open cell as illustration for INX internal control.



**8.2 CARTON LABEL**

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation

P.O. NO. _____	Made in Taiwan
Parts ID. _____	Quantities <u>15</u>
Model Name <u>V390HJ1-P02 Rev.</u>	
Carton ID. _____	 <b>RoHS</b>
XXXXXXXXXXXXXXXXXX	

P.O. NO. _____	Made in China
Parts ID. _____	Quantities <u>15</u>
Model Name <u>V390HJ1-P02 Rev.</u>	
Carton ID. _____	 <b>RoHS</b>
XXXXXXXXXXXXXXXXXX	

- (a) Model Name: V390HJ1– P02
- (b) Carton ID: INX internal control
- (c) Quantities: 15

**9. PACKAGING**

**9.1 PACKING SPECIFICATIONS**

- (1) 15 LCD TV Panels / 1 Box
- (2) Box dimensions : 980 (L) X 640 (W) X116 (H)mm
- (3) Weight : approximately 26Kg ( 15 panels per box)
- (4) 270 LCD TV Panels / 1 Group

**9.2 PACKING METHOD**

Figures 9-1 and 9-2 are the packing method






Figure.9-1 packing method

Sea / Land Transportation  
(40ft HQ Container)




18 Box / Pallet + 18 Box / Pallet

Sea / Land Transportation



18 Box / Pallet + 16 Box / Pallet

Air Transportation



18 Box / Pallet

Figure.9-2 packing method

## 10. PRECAUTIONS


### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the product during assembly.
- (2) To assemble backlight or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.
- (4) Always follow the correct power sequence when the product is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (7) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.
- (8) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage conditions.
- (9) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly.

### 10.2 SAFETY PRECAUTIONS

- (1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (2) After the product's end of life, it is not harmful in case of normal operation and storage.

11. MECHANICAL CHARACTERISTIC



Note:

1. COMPONENT HEIGHT LIMITATIONS 2.5 MM .
2. UNLESS OTHERWISE INDICATED.
3. THE HOLE AREA.
4. ONLY FOR WF23-400-53C.
5. ONLY FOR WF23-400-53C OR XINDATONG 2-650021-6.
6. NOT SCREW HOLE, IS ONLY FOR PCB SMT MANUFACTURE.
7. NOT FOR SCREW HEAD, MUST BE LESS THAN 0.5MM.
8. EACH SIDE OF CONTACT AREA OUTLINE ON PCB WHICH TOUCHED BY METAL MATERIALS FROM INTEGRATED-SYSTEM COMPANY MUST FOLLOW LESS THAN 0.5MM FROM GROUND PAD OUTLINE OF PCB'S SCREW HOLES.
9. THE AREA CANNOT BE TOUCHED WITH CONDUCTIVE MATERIAL.

VERSION: 003\_034  
SCALE: 1:1