


FAN + SENSOR MAX6657MSA	PAGE 4
CLOCK GEN ICS951463	PAGE 5
DISCHARGER CIRCUIT	PAGE 37
Power On Sequence	PAGE 40
DC/BATT IN	PAGE 41
CPU VCORE	PAGE 50
SYSTEM PWR	PAGE 51
BAT & CHARGER	PAGE 57




<Variant Name>

ASUS		Title : BLOCK DIAGRAM
ASUSTeK COMPUTER, INC.		
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Monday, August 06, 2007	Sheet	1 of 83

<< Kennedy_Zhang >>



H_A#(31:3) H_A#(31:3)
H_REQ#(4:0) H_REQ#(4:0)

H_D#(63:0) H_D#(63:0)






Comp 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Zo=55 ohm, 0.5" max for GTLREF



ASUS logo and project information including Title: MEROM CPU (1), Engineer: Pommy Lu, and project name X51RL.


<< Kennedy_Zhang >>



Decoupling guide from INTEL

- VCCORE 22uF/10V * 32pcs
- 330uF/2V * 6pcs
- VCCP 0.1uF * 6pcs for CPU
- 150uF * 1pcs for CPU




+VCCP Decoupling Capacitor (Place near CPU)



ASUS Title : MEROM CPU (2)
 ASUSTeK COMPUTER INC. Engineer: Pommy Lu
 Size Project Name
 Custom XS1RL
 Date: Tuesday, July 30, 2007 Sheet 3 of 8 Rev 2.0

<< Kennedy_Zhang >>

KBC will issue a analog (a voltage level) signal.
 SW: FAN DA1 must be low during S3



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

12 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)


10 mils

=====GND

12 mils


-----OTHER SIGNALS

Avoid BPSB,Power



ASUS		Title : THER-SENSOR,FAN	
ASUSTek COMPUTER INC		Engineer : MICHAEL WANG	
Size	Project Name	Rev	
Custom	X51RL	2.0	
Date: Tuesday, July 03, 2007	Sheet: 4	of	63


<< Kennedy_Zhang >>



PLACE termination close to source IC

<Variant Name>
ASUS Title :CLOCK GENERATOR
Engineer: MICHAEL WANG
Size Project Name
Custom X51RL Rev 2.0
Date: Tuesday, July 03, 2007 Sheet 5 of 89

<< Kennedy_Zhang >>




	RC610/RC515	RC610	RC415
R0608	53.6 (10G21*****)	49.9 (10G21249R914030)	
R0604	21 (10G21*****)	24.9 (10G21224R914040)	

P/N: 02G110013300

ASUS Title: NBRC415M(HOST)
 ASUSTeK COMPUTER INC. NB1 Engineer:
 Size Project Name X51RL Rev 2.0
 Custom Date: Tuesday, July 03, 2007 Sheet 6 of 89

<< Kennedy_Zhang >>



<Variant Name>

ASUS Title : NB-945PM(DMI & CFG)


ASUSTeK COMPUTER INC. NB1 Engineer: MICHAEL WANG

Size Custom Project Name **X51RL** Rev 2.0

Date: Tuesday, July 03, 2007 Sheet 7 of 83

<< Kennedy_Zhang >>

+1.8V 10,14,15,16,37,53



mem_2_X51	T0801	TPC28T	0	1
	T0802	TPC28T	0	1
	T0803	TPC28T	0	1
	T0804	TPC28T	0	1

<Variant Names>

ASUS Title : NB_945PM(PC-E)





ASUSTeK COMPUTER INC. NB1 Engineer: MICHAEL WANG

Size Project Name X51RL Rev 2.0

Custom Date: Tuesday, July 03, 2007 Sheet 8 of 89

<< Kennedy_Zhang >>


+3VS 2,4,5,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
 +1.8VS 6,10,37,54,61
 +1.2VS 6,7,10,20,37,61



ASUS		Title : NB-945PM(DDR2)	
ASUSTeK COMPUTER INC. NB1	Project Name	Engineer: MICHAEL WANG	
Size	Custom	X51RL	Rev 2.0
Date: Tuesday, July 03, 2007		Sheet 8 of 89	

<< Kennedy_Zhang >>

+1.2VS 6.7,9,20,37,61
 +1.8VS 6,9,37,54,61
 +VCCP 3,5,6,17,19,20,52



PART 6 OF 6		
A2	VSS2	VSS75
A3	VSS7	VSS76
A4	VSS1	VSS77
A5	VSS3	VSS78
A6	VSS4	VSS79
A7	VSS5	VSS80
A8	VSS6	VSS81
A9	VSS8	VSS82
A10	VSS9	VSS83
A11	VSS10	VSS84
A12	VSS11	VSS85
A13	VSS12	VSS86
A14	VSS13	VSS87
A15	VSS14	VSS88
A16	VSS15	VSS89
A17	VSS16	VSS90
A18	VSS17	VSS91
A19	VSS18	VSS92
A20	VSS19	VSS93
A21	VSS20	VSS94
A22	VSS21	VSS95
A23	VSS22	VSS96
A24	VSS23	VSS97
A25	VSS24	VSS98
A26	VSS25	VSS99
A27	VSS26	VSS100
A28	VSS27	VSS101
A29	VSS28	VSS102
A30	VSS29	VSS103
A31	VSS30	VSS104
A32	VSS31	VSS105
A33	VSS32	VSS106
A34	VSS33	VSS107
A35	VSS34	VSS108
A36	VSS35	VSS109
A37	VSS36	VSS110
A38	VSS37	VSS111
A39	VSS38	VSS112
A40	VSS39	VSS113
A41	VSS40	VSS114
A42	VSS41	VSS115
A43	VSS42	VSS116
A44	VSS43	VSS117
A45	VSS44	VSS118
A46	VSS45	VSS119
A47	VSS46	VSS120
A48	VSS47	VSS121
A49	VSS48	VSS122
A50	VSS49	VSS123
A51	VSS50	VSS124
A52	VSS51	VSS125
A53	VSS52	VSS126
A54	VSS53	VSS127
A55	VSS54	VSS128
A56	VSS55	VSS129
A57	VSS56	VSS130
A58	VSS57	VSS131
A59	VSS58	VSS132
A60	VSS59	VSS133
A61	VSS60	VSS134
A62	VSS61	VSS135
A63	VSS62	VSS136
A64	VSS63	VSS137
A65	VSS64	VSS138
A66	VSS65	VSS139
A67	VSS66	VSS140
A68	VSS67	VSS141
A69	VSS68	VSS142
A70	VSS69	VSS143
A71	VSS70	VSS144
A72	VSS71	VSS145
A73	VSS72	VSS146
A74	VSS73	VSS147
A75	VSS74	VSS148
A76	VSS75	VSS149
A77	VSS76	VSS150
A78	VSS77	VSS151
A79	VSS78	VSS152
A80	VSS79	VSS153
A81	VSS80	VSS154
A82	VSS81	VSS155
A83	VSS82	VSS156
A84	VSS83	VSS157
A85	VSS84	VSS158
A86	VSS85	VSS159
A87	VSS86	VSS160
A88	VSS87	VSS161
A89	VSS88	VSS162
A90	VSS89	VSS163
A91	VSS90	VSS164
A92	VSS91	VSS165
A93	VSS92	VSS166
A94	VSS93	VSS167
A95	VSS94	VSS168
A96	VSS95	VSS169
A97	VSS96	VSS170
A98	VSS97	VSS171
A99	VSS98	VSS172
A100	VSS99	VSS173
A101	VSS100	VSS174

<Variant Name>

Title : NB-945PM(PWR)
 ASUSTeK COMPUTER INC. NB1
 Engineer: MICHAEL WANG
 Size: Custom Project Name: X51RL
 Date: Tuesday, July 03, 2007 Sheet: 10 of 89



<< Kennedy_Zhang >>

<Variant Name>

		Title : HISTORY
ASUSTek COMPUTER INC.		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Wednesday, May 16, 2007		Sheet 11 of 83


<< Kennedy_Zhang >>

LCD LVDS Interface




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight




**Inverter Board
built in 14.1W
LCD Panel**

INVERTER Interface



700V rms@5 mA rms
(Min. 3 mA rms)@6 mA rms(Max. 6.5 mA rms)

USB for CMOS Camera- 1W/5V








ISB_P0	CON3603
ISB_P1	
ISB_P2	BT
ISB_P3	NEW CARD
ISB_P4	CON3601
ISB_P5	CON3601
ISB_P6	CON3602
ISB_P7	
ISB_P8	PC_CAM
ISB_P9	FINGER

ASUS		Project Name	X51RL
ASUSTeK COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	LCD CON
Date:	Tuesday, July 03, 2007	Sheet	12 of 89

<< Kennedy_Zhang >>

12G141011076

TV OUT




-Variant Name-		Project Name	X51RL
ASUSTek COMPUTER INC.		Engineer:	MICHAEL WANG
Size	Custom	Title :	CRT PORT
Date:	Tuesday, July 03, 2007	Rev	2.0
		Sheet	19 of 69

<< Kennedy_Zhang >>

FRON

PN:12G02502200E=>12G025022004
V1.1 ME second source




<Variant Name>

ASUS Title: **DDR2 SO-DIMM1**
ASUSTeK COMPUTER INC. NBI Engineer: **MICHAEL WANG**

Size: Custom Project Name: **X51RL** Rev: 2.0
 Date: Tuesday, July 03, 2007 Sheet: 14 of 89

<< Kennedy_Zhang >>

+3VS +1.8V 2,4,5,9,12,13,14,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61 8,10,14,16,37,53



<Variant Names>



ASUS Title : **DDR2 SO-DIMM1**
 ASUSTeK COMPUTER INC. NBI Engineer: **MICHAEL WANG**

Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	15 of 89

<< Kennedy_Zhang >>

+0.9VS 37.53

8.14.15 M_A_[17:0]



Conn 5_X31

M_A_A5	1	560Ohm	16	RN1401A
M_A_A6	2	560Ohm	15	RN1401B
M_A_A7	3	560Ohm	14	RN1401C
M_A_A7	4	560Ohm	13	RN1401D
M_CKE1	5	560Ohm	12	RN1401E
M_A_A11	6	560Ohm	11	RN1401F
M_A_A14	7	560Ohm	10	RN1401G
M_CKE3	8	560Ohm	9	RN1401H

8.14.15 M_A_RAS#

M_A_RAS#	1	560Ohm	16	RN1402A
M_CAS#	2	560Ohm	15	RN1402B
M_A_A8	3	560Ohm	14	RN1402C
M_A_A9	4	560Ohm	13	RN1402D
M_A_A9	5	560Ohm	12	RN1402E
M_A_A8	6	560Ohm	11	RN1402F
M_A_A9	7	560Ohm	10	RN1402G
M_A_A12	8	560Ohm	9	RN1402H

Conn 5_X31

M_CSE#1	1	560Ohm	2	RN1403A
M_CSE#0	2	560Ohm	1	RN1403B
M_CKE#0	5	560Ohm	6	RN1403C
M_CKE#2	7	560Ohm	8	RN1403D

8.14.15 M_A_WE#



M_A_A13	1	560Ohm	16	RN1404A
M_CSE#	2	560Ohm	15	RN1404B
M_CSE#	3	560Ohm	14	RN1404C
M_A_A15	4	560Ohm	13	RN1404D
M_A_A10	5	560Ohm	12	RN1404E
M_A_A11	6	560Ohm	11	RN1404F
M_A_A16	7	560Ohm	10	RN1404G
M_A_A16	8	560Ohm	9	RN1404H

8.14.15 M_A_CAS#

M_CSE#	1	560Ohm	2	RN1405A
M_CSE#	2	560Ohm	1	RN1405B
M_CSE#	3	560Ohm	4	RN1405C
M_CSE#	7	560Ohm	8	RN1405D

8.14.15 M_CKE#0:3

8.14.15 M_CS#0:3




<Variant Name>

ASUS Title : DDR2 TERMINATION

ASUSTeK COMPUTER INC. NB1 Engineer : MICHAEL WANG

Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	16 of 89


<< Kennedy_Zhang >>



ASUS		Title : SB-ICH7-M(1)	
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	X51RL	2.0	
Date: Tuesday, September 04, 2007	Sheet	17	of 89

<< Kennedy_Zhang >>


VCC_SB 0 3V5 17.20 2,4,5,9,12,13,14,15,17,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61



<Variant Name>

ASUS		Title : SB-ICH7M(2)	
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	X51RL	2.0	
Date: Monday, August 06, 2007	Sheet	18	of 89


<< Kennedy_Zhang >>



ASUS
Title : SB-ICH7M(3)
 Engineer: MICHAEL WANG
 Project Name: X51RL
 Date: Tuesday, July 03, 2007
 Sheet 19 of 89

<< Kennedy_Zhang >>

+3VSUS	6,17,19,23,25,29,34,40,51
+3VS	2,4,5,9,12,13,14,15,17,18,19,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+VCP	3,5,6,10,17,19,52
AVDD_USB	19
VCC_SB	17,18
+1.2VSUS	82
+5VS	4,13,22,23,28,29,30,37,38,50,61



<Variant Name>



ASUS Title : SB-ICH7M(PWR)

ASUSTeK COMPUTER INC. NBI Engineer: MICHAEL WANG

Size	Project Name	Rev
Custom	X51RL	2.0

Date: Tuesday, July 03, 2007 Sheet 20 of 89

<< Kennedy_Zhang >>









<Variant Name>

ASUS Title : BLOCK DIAGRAM

Engineer:

Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	21 of 89

<< Kennedy_Zhang >>



ASUSTek COMPUTER INC. MICHAEL WAN@Ta Hsi-Pai, Taipei, Taiwan, ROC

AZALIA ALC660

Customer: X51RL





Document Number: X51RL

Rev: 2.0

Date: Tuesday, July 03, 2007

Sheet 22 of 83

<< Kennedy_Zhang >>



DIGITAL AREA

+3VS	2, 4, 5, 9, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 25, 26, 28, 29, 31, 32, 33, 34, 37, 39, 40, 42, 43, 50, 52, 60, 61
+5VS	4, 13, 28, 22, 28, 29, 30, 37, 38, 50, 61
+5V_AUDIO	22
+3VSUS	6, 17, 19, 20, 25, 29, 34, 40, 51
+12V	36, 37, 54, 61

ASUSTek COMPUTER INC.

MICHAEL WAN@Ta Hsi-Pai, Taipei, Taiwan, ROC

File: Audio AMP

Size: X51RL


Customer: Document Number: Rev 2.0

Date: Tuesday, July 03, 2007 Sheet 23 of 83

<< Kennedy_Zhang >>


+3VA_EC 28,29

ISA ROM



EC Hardware Strap

Strap value sampled after VSTBY power up reset



BADDR[1:0]
 No pull up: The register pair to access PNPCFG is 002Eh and 002Fh.
 Ext 10K up on BADDR0: The register pair to access PNPCFG is 004Eh and 004Fh.
 Ext 10K up on BADDR1: The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

Share Memory



SHBM
 No pull up: Disable shared memory with host BIOS
 Ext 10K up: Enable shared memory with host BIOS




PPEN
 No pull up: Normal
 Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.








ASUS		Title : ISA ROM	
ASUSTeK COMPUTER INC.		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	X51RL	2.0	
Date	Tuesday, July 03, 2007	Sheet	24 of 63

<< Kennedy_Zhang >>



- USB P0 CON3603
- USB P1
- USB P2 BT
- USB P3 NEW_CARD
- USB P4 CON3601
- USB P5 CON3601
- USB P6 CON3602
- USB D7
- USB P8 PC_CAM
- USB P9 FINGER_PRINT




Reserve to remove PCIE debug function

CLK_NEWCARD_REQ#	0Ohm	2	RN1901A	CLK_NEWCARD_REQ# N
ECE_WAKE#	0Ohm	4	RN1901B	ECE_WAKE# N
SMB_CLK_S	0Ohm	1	RN1902A	SMB_CLK_S N
SMB_DAT_S	0Ohm	4	RN1902B	SMB_DAT_S N
				NA

ASUS Project Name: X51RL
ASUSTek COMPUTER INC. Engineer: MICHAEL WANG
Title: New Card
Date: Tuesday, July 03, 2007 Sheet 25 of 83

<< Kennedy_Zhang >>

+3V O 17,25,27,31,35,37,42,43,44,61
 +3VS O 2,4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
 +1.5VS O 1,1.5VS 25,37,54
 +3VA_EG O +3VA_EG 24,29






<Variant Name>

	Project Name	XS1RL
ASUSTek COMPUTER INC	Engineer:	MICHAEL WANG
Size	Title :	MINI PCI
Custom	Rev	2.0
Date: Tuesday, July 03, 2007	Sheet	26 of 83

<< Kennedy_Zhang >>

+3V 17,25,26,31,35,37,42,43,44,61

For Bluetooth



- USB P0 CON3603
 - USB P1
 - USB P2 BT
 - USB P3 NEW CARD
 - USB P4 CON3601
 - USB P5 CON3601
 - USB P6 CON3602
 - USB P7
 - USB P8 PC_CAM
 - USB P9 FINGER
- PRINT

<Variant Names>

ASUS		Title : Blue Tooth
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size: Custom	Project Name: X51RL	Rev: 2.0
Date: Tuesday, July 03, 2007	Sheet: 27	of 63



<< Kennedy_Zhang >>

+3VS 2,4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,29,31,32,33,34,37,39,40,42,43,50,52,60,61
 +5VS 4,13,20,22,23,25,30,37,38,50,61

www.bufanxiu.com
SATA HDD








12G15100022F




CD-ROM

12G161210504





ASUS Title : PATA-SATA & ODD
 ASUSTeK COMPUTER INC. NB1 Engineer:
 Size Project Name
 Custom X51RL
 Date: Monday, August 06, 2007 Sheet 29 of 89

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




Touchpad I/F

Touchpad


HDD LED




CHARGE LED



POWER LED






WLAN LED



<-Variant Name:-

ASUS		Title : EC IT8510TE(2/2)
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
A3	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet 30 of 63	


<< Kennedy_Zhang >>







<Variant Names>

ASUS		Title :CARD1394-R5C832(1)
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	81 of 89

<< Kennedy_Zhang >>



Item 12 X51
R4407 and R4409 changed 0 Ohm(10G212000004030) form origenal




<Variant Name>
ASUS Title : CARD1394-R5C832(2)
 ASUSTeK COMPUTER INC. NB1 Engineer: MICHAEL WANG
 Size Project Name X51RL Rev 2.0
 Custom Date: Tuesday, July 03, 2007 Sheet 89 of 89

<< Kennedy_Zhang >>


Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU

MDIO00-->	SD Card Detect
MDIO01-->	MS Card Detect
MDIO03-->	SD Write Protect
MDIO04-->	SD Card Power0 Control/MS Power Control
MDIO08-->	SD Command/MS Bus State
MDIO09-->	SD Clock/MS Clock
MDIO10-->	SD Data 0/MS Data 0
MDIO11-->	SD Data 1/MS Data 1
MDIO12-->	SD Data 2/MS Data 2
MDIO13-->	SD Data 3/MS Data 3





SD/MMC/MS/MS-PRO Card Reader Socket


32.43 MDIO17_XDDAT7	MDIO17_XDDAT7
32.43 MDIO16_XDDAT6	MDIO16_XDDAT6
32.43 MDIO15_XDDAT5	MDIO15_XDDAT5
32.43 MDIO14_XDDAT4	MDIO14_XDDAT4
32.43 MDIO12_SDMs/XDDAT3	MDIO12_SDMs/XDDAT3
32.43 MDIO11_SDMs/XDDAT1	MDIO11_SDMs/XDDAT1
32.43 MDIO10_SDMs/XDDAT0	MDIO10_SDMs/XDDAT0
32.43 MDIO05_XDWP#	MDIO05_XDWP#
32.43 MDIO08_SDCMD_MSSs_XDWE#	MDIO08_SDCMD_MSSs_XDWE#
32.43 MDIO19_XDALE	MDIO19_XDALE
32.43 MDIO18_XDCLE	MDIO18_XDCLE
32.43 MDIO02_XDCE#	MDIO02_XDCE#
32.43 MDIO03_SDWP_XDRB#	MDIO03_SDWP_XDRB#
32.43 MDIO00_SDCD_XDCD#	MDIO00_SDCD_XDCD#
32.43 MDIO01_MSCD_XDCD#	MDIO01_MSCD_XDCD#
32.43 MDIO09_SDMs/CLK_XDRE#	MDIO09_SDMs/CLK_XDRE#



To correct the problem when MS Duo adaptor is in use.



	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low










ASUS Project Name: X51RL
 ASUSTeK COMPUTER INC. Engineer: MICHAEL WANG
 Title: CardReader Rev: 2.0
 Date: Tuesday, July 03, 2007 Sheet: 33 of 33

<< Kennedy_Zhang >>

+3VSUS 6,17,19,20,23,25,29,40,51

PCI_AD[0:31] 17,31,43






	RTL8100C	
V_12P	2.5AVDD	PIN 12
AVDDL	3.3AVDD	PIN 3/7/20
VDD	3.3VDD	PIN 26/41/56/71/84/94/107
DVDD	2.5VDD	PIN 32/54/78/99

<65mA 3.3V
<25mA 2.5V

ASUS Title: LAN RTL8100CL
ASUSTeK COMPUTER INC Engineer: MICHAEL WANG
Size: Project Name
Custom X51RL
Date: Tuesday, July 03, 2007 Sheet 34 of 63




<< Kennedy_Zhang >>

+3V -3V 17,25,26,27,31,37,42,43,44,61



MDC CONNECTOR







12G1700002B=>12G17100002C



<Variant Name>

ASUS		Title : RJ11/45 & MDC	
ASUSTek COMPUTER INC	Project Name	Engineer:	MICHAEL WANG
Size	Project Name	Rev	2.0
Custom	XS1RL	Date:	Tuesday, July 03, 2007
Sheet	55	of	63


<< Kennedy_Zhang >>



<Variant Name>

ASUS	Project Name	X51RL
ASUSTek COMPUTER INC	Engineer:	MICHAEL WANG
Size	Title :	USB CONN & +5V DC JACK
Custom	Date:	Tuesday, July 03, 2007
		Sheet 36 of 89
		Rev 2.0

<< Kennedy_Zhang >>



Check all power plan

<Variant Name>





		Title : Discharge Circuit
ASUSTeK COMPUTER INC.		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	37 of 83

<< Kennedy_Zhang >>



RF/Touchpad Disable

Power Switch


Power4 Gear




RF_TP LED




Power 4 Gear LED




NUMBER LED




CAP LOCK LED




BT



Reset Switch



Placement LED&SW




ASUS		Title :SW/LED
ASUSTeK COMPUTER INC.		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Tuesday, July 03, 2007	Sheet	38 of 83

<< Kennedy_Zhang >>

FINGER PRINT
Reserved

- USB P0 CON3603
- USB P1
- USB P2 BT
- USB P3 NEW CARD
- USB P4 CON3601
- USB P5 CON3601
- USB P6 CON3602
- USB P7
- USB P8 PC_CAM
- USB P9 FINGER PRINT





<Variant Name>

		Title : FINGER PRINT	
ASUSTeK COMPUTER INC.		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	X51RL	2.0	
Date: Tuesday, July 03, 2007	Sheet	39	of 83

<< Kennedy_Zhang >>

+3VA 12,17,29,38,54,57,59,63
 +3VS 2,4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,42,43,51,53,60,61
 +3VSUS 6,17,19,20,23,25,29,34,51

www.bufoanxiu.com




<Variant Name>

ASUS		Title : POWER-ON SEQ.
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size A4	Project Name X51RL	Rev 2.0
Date: Tuesday, July 03, 2007	Sheet 40 of 63	



<< Kennedy_Zhang >>

A/D_DOCK_IN A/D_DOCK_IN 57.59
 BAT_CON BAT_CON 57
 AC_BAT_SYS AC_BAT_SYS 12.50,51,52,53,54,57,60


12G145002034 => 12G145301031 => 12G145301031
 www.bufoanxiu.com
 V2 - 0.85



12G20001090G





<Variant Name>

		Project Name	X51RL
ASUSTeK COMPUTER INC.		Engineer:	MICHAEL WANG
Size	Custom	Title :	DC IN
Date:	Tuesday, July 03, 2007	Sheet	41 of 69

<< Kennedy_Zhang >>

+3VS 2,4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,43,50,52,60,61
 +3V 17,25,26,27,31,35,37,43,44,61

**TPM Module CON
RESERVED**




For TPM CONN.

<Variant Name>

ASUS		Project Name	XS1RL
ASUSTek COMPUTER INC.		Engineer:	MICHAEL WANG
Size	Custom	Title :	TPM 1.2
Date:	Tuesday, July 03, 2007	Sheet	42 of 63

<< Kennedy_Zhang >>



RICOH R5C841:
INT A# -> CARDBUS
INT B# -> 1394
INT C# -> CARD READER

MDIO00 -> SD Card Detect
MDIO01 -> MS Card Detect
MDIO02 -> XD Card Enable
MDIO03 -> SD Write Protect / XD Card Ready/Busy#
MDIO04 -> SD/MS/XD Card Power0 Control
MDIO05 -> XD Card Write Protect
MDIO06 -> SD/MS/XD LED
MDIO07 -> SD/MS External Clock
MDIO08 -> SD Command/MS Bus State /XD Card Write Enable
MDIO09 -> SD/MS Clock /XD Card Read Enable
MDIO10 -> SD/MS/XD Data 0
MDIO11 -> SD/MS/XD Data 1
MDIO12 -> SD/MS/XD Data 2
MDIO13 -> SD/MS/XD Data 3
MDIO14 -> XD Data 4
MDIO15 -> XD Data 5
MDIO16 -> XD Data 6
MDIO17 -> XD Data 7
MDIO18 -> XD Command Latch
MDIO19 -> XD Card Address Latch






ASUS Title : RICOH R5C841
ASUSTek COMPUTER INC. Engineer: MICHAEL WANG
Size Project Name
Custom X51RL
Date: Tuesday, July 03, 2007 Sheet 43 of 83

<< Kennedy_Zhang >>

PCMCIA SOCKET


CCD1# CCD2#
L L 16bit
OTHER 32bit

+5V -5V 12,25,30,36,37,38,59,61
+3V -3V 17,25,26,27,31,35,37,42,43,61



ASUS Title: CARBUS SOCKET
ASUSTek COMPUTER INC Engineer: MICHAEL WANG
Size Project Name
Custom X51RL Rev 2.0
Date: Tuesday, September 04, 2007 Sheet 44 of 55

<< Kennedy_Zhang >>




<Variant Name>


ASUS		Title : SCREW HOLE
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	XS1RL	2.0
Date: Wednesday, May 16, 2007	Sheet	45 of 63

<< Kennedy_Zhang >>

<Variant Name>

		Title : HISTORY
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Wednesday, May 16, 2007		Sheet 46 of 63

<< Kennedy_Zhang >>



Power On Sequence
1 → 14

ASUS		Title : FLOWCHART
ASUSTek COMPUTER INC		Engineer : MICHAEL WANG
Size	Project Name	Rev
Custom	X51RL	2.0
Date: Wednesday, May 16, 2007	Sheet 47 of 63	

« Kennedy_Zhang »

EC GPIO SETTING

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	/	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/	/	69	GPH3	PM_PWRSTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_SS#	O	76	GPH6	CRU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP0	ICH7_PWR0K	O
154	TXD/GPB1	CAP_LED	O	149	GP1	WATCH_DOG#	O
162	GPB2	SCRL_LED	O	152	GP2	/	/
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP5	BAT_LL#	O
6	KBRST#/GPB6	RC_IN#	O	174	GP6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	0	GPL0	WLAN_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	11	GPL1	BT_ON#	O
170	SMDAT1/GPC2	SMB1_DAT	I/O	12	GPL2	RF_OFF_SW#	I
171	GPC3	/	/	20	GPL3	RF_LED	O
172	TMIR0/WUI2/GPC4	ACIN_OC#	I	92	CRX	CRX	I/O
175	GPC5	OP_SD#	O				
176	TMIR1/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	/				
26	RT1#WUI0/GPD0	PM_SUSB#	I				
29	RT2#WUI1/GPD1	PM_SUSC#	I				
30	LPC_RST#WUI4/GPD2	PLT_RST#	I				
31	ECSCM#GPD3	EXT_SC#	I				
41	OPD	/	/				
42	GNT/GPD5	/	/				
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	/				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	/				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISP_SW#	I				
2	PWRSW/GPE4	PWRSW_EC	I				
44	WUI5/GPE5	/	/				
24	LPCPD#WUI6/GPE6	LID_EC#	I				
25	CLKRUN#WUI7/GPE7	/	/				
110	PS2CLK0/GPF0	/	/				
111	PS2DAT0/GPF1	/	/				
114	PS2CLK1/GPF2	/	/				
115	PS2DAT1/GPF3	/	/				
116	PS2CLK2/GPF4	TP_CLK	I				
117	PS2DAT2/GPF5	TP_DAT	I				
118	PS2CLK3/GPF6	PWRLMT#	I				
119	PS2DAT3/GPF7	/	/				
113	FA16/GPG0	FA16	I				
112	FA17/GPG1	FA17	I				
104	FA18/GPG2	FA18	I				
103	FA19/GPG3	/	/				
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/	/				
27	LPCSHL/GPG6	PMTHERM#	O				
28	LPCSOLL/GPG7	AC_APR_UC#	I				

Pin	Pin Name	Signal Name	Type
AE18	GPIO00/PM/BUS#	PM_EM00ST#	I
C8	GPIO01/REQ#	PCI_REQ#	I
G8	GPIO02/PREQ#	PCI_INT#	I
F7	GPIO03/PREQ#	PCI_INT#	I
F3	GPIO04/PREQ#	PCI_INT#	I
G7	GPIO05/PREQ#	PCI_INT#	I
AC21	GPIO6	BT_LED	I/O
AC18	GPIO7	/	/
E21	GPIO8	EXTSM#	I
A20	GPIO9	SATA_DET#0	O
E20	GPIO10	/	/
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	/	/
R4	GPIO14	/	/
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM_DPRSPLV#	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PCI#	STP_PCI#	O
AH18	GPIO19/SATA1GP#	/	/
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP#	/	/
A13	GPIO22/REQ#	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	I
D20	GPIO25	CB_SD#	O
A21	GPIO26/EL_RSVD	BT_DET#	I
B21	GPIO27/EL_STATE0	/	/
E23	GPIO28/EL_STATE1	/	/
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	/	/
U2	GPIO34/AZ_DOCK_RST#	/	/
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP#	/	/
AE19	GPIO37/SATA3GP#	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCI-E Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

ASUS Title : GPIO Setting
 Project Name :
 Engineer : MICHAEL WANG
 Size :
 Custom : X51RL
 Date : Wednesday, May 18, 2005
 Page 48 of 63

<< Kennedy_Zhang >>

T12R V1.1 History

- Page 17, del U1702 and R1726 delete PCI_RST# Buffer.
- Page 18, added R1802
- Page 43&42, D4301 and L1201R footprint
- Page 6, delete D1204 and added R601 R609 to avoid can not boot.
- Page 17, Mount R1702, U1703 option changed reset path
- Page 43, Mount R4302 for R5C841 internal LDO input
- Page 9, un-mount L306 C914 , these for 610 only
- All PCI clock added 6.8 pF to decrease skew.
- PMW connected to EC and back-light connected to NB
- D1306 D1301 connected to +SVS, let these signal have the same PWR plan. For ESD
- page 19, added BT_DET# to detect BT.
- page 19, adjust USB OC ping to correspond USB port
- Page 25, modification NEW CARD debug circuit to correspond new debug card
- page 28, we used correctly capacity for customer request.
- page 36, we used LDO with over current protect IC
- page 41, DC in connector add 2nd source.

SE modify

- ODD 增加 0.4mm
- 3.BATT 增加 内部 0.2mm
- 增加 零件 零件 零件

6.DDR2 added 2nd source
P/N :L5G015022004

DDR2 DIMM 200P,1.5V,H:4mm,STD
FOXCONN/AS0A426-N4SN-1

7.add red 1 pcs LED3810 and del. SW3807(option)

8. 更改 修改

T12Rq V1.0 modify from T12R V2.0

- To modify LED (color placement): SW(LA6mm), HDD(PAT. T SATA), FCCM (unmount), internal MIC (unmount), and R5C841 (added 199, add cables and PCMCIA).

T12Rq V2.0

- Page 12, L1203 0 Ohm to bead, EMI request.
- Page 12, L1204 and L1205 0 Ohm to bead and mount C1222 C1223, EMI request.
- Page 12, mount L1214 L1215 Ohm for added internal speaker.
- Page 12, mount L1206, EMI request.
- Page 6, R2301 and R2304 10K to 12K for 2W speaker..
- Page 6, modify BOM, unmount R2908.

T12R V2.1/ X51 V1.0 modify from T12R V2.0

- Page 6, support DDRII 667, modify DOR schematic(CKE OFD)
- Page 6, replacement SB A20 form A13
- Page 6, modify BOM, delete R2908.
- Page 6, added D2910 for EMI.
- Page 6, to support 3S1P, added some circuit EC to H_PROCHOT_S#.
- Page 6, modify BOM include LED, SW, HDD (DEL PATA), FCCM and R5C841 (added).

T12R V2.0 Modify History


- Page 6, R609 replacement 220K by 10K
- Page 12, RML203 replacement C.M chock by 00hm for EMI.
- For DDRII connector (H=4mm) replacement L2G025022004 by original.
- For DDRII connector (H=9mm) replacement L2G025C22004 by original.
- For DC IN jack replacement L2G14530103R by original (long core).
- Page 22 for audio micro phone low quality issue, it need to changed larger capacitor 10U (replace 10U with 1U).
- Page 29, we changed new EC 8511.
- Page 38, to increase LED brightness, we replace 07G015200485 by original
- Page 30, for EMI request, we added L3010 and L3011 and mount C3002 C3003 and C3006-3010
- Page 35, for EMI request, we added 00hm before LAN jack for option CM chock.

	X51	T12RG	T12R
NB	415ME	415ME	415MD
SB	SB600_A21	SB600_A21	SB600_A13
AUDIO	660VD	660VD	660VD
SPDIF	N/A	N/A	N/A
R5C832	N/A	N/A	N/A
R5C841	OK	OK	N/A
1394	N/A	OK	N/A
CARD READER	OK	OK	N/A
PCMCIA	OK	OK	N/A
NEW CARD	N/A	N/A	N/A
TPM	N/A	OK	N/A
BT	OK	N/A	N/A
PC_CAM	N/A	N/A	OK
TNT - MIC	N/A	OK	OK
MODEN	OK	N/A	N/A
TV	N/A	N/A	N/A
SPEAKER	1.5W	2W	1.5W






ASUS Title: HISTORY
 Engineer: _____
 Date: _____

<< Kennedy_Zhang >>





ASUS		Title : POWER_VCORE	
<OrigName>	Project Name	Engineer:	Anny
Size	Custom	X51RL	Rev 2.0
Date:	Tuesday, September 04, 2007	Sheet	60 of 83

<< Kennedy_Zhang >>




ASUS		Title : POWER_SYSTEM	
<OrigName>	Project Name	Engineer: Anny	Rev
Custom	X51RL		2.0
Date: Tuesday, July 03, 2007	Sheet	51	of 83

<< Kennedy_Zhang >>



ASUS		Title POWER_IO_1.2VS & 1.05VS	
<OrigName>	Size	Project Name	Engineer: Anny
Custom	2.0	X51RL	Rev
Date: Tuesday, July 03, 2007	Sheet	68	of 83


<< Kennedy_Zhang >>




ASUS		Title : POWER_IO_DDR&VTT
Size	Project Name	Engineer: Anny
Custom	XS1RL	Rev 2.0
Date: Tuesday, July 03, 2007	Sheet 53	of 65

<< Kennedy_Zhang >>

+3VAO




+2.5VS




ASUS		Title : POWER_IO_+3VA & +2.5V	
Size	Project Name	Engineer:	Anny
Custom	X51RL	Date:	Tuesday, July 03, 2007
Sheet	54	of	83

<< Kennedy_Zhang >>

POWER PATH & BAT_LEARN




- AC_IN Threshold 2.04Vmax AD_DOCK_IN
=> 17.6V active
Adapter (Pmax) = (0.075V/Rsense(ADH)) * (VCL5/VREF)
Rsense(ADH) = 0.02 ohm
VCL5 = 3.62V
=> Rmax = 0.02A
=> Constant Power = 19 * 19.27 = 62.13W
=> P5700=10K/0.05714x0.8 V
- Charge Current Ichg = (0.075V/Rsense(CHG)) * (VCTL0.6V)
Rsense(CHG) = 0.025 ohm
VCTL = 3.512V => Ichg = 2.51A
VCTL = 1.687V => Ichg = 1.4A
- Vbat = Cell * (Vref - (VCTL - 1.9V) / 9.52)
VCTL = 1.68V
=> Vbat = 4.2V (4.20186V)
- Mode pin : Vinode = 2.5V (for 0.100 ohm) => 4.0mA
2.0 * Vinode = 1.6V (Reading) => 3.0mA
2.5 * Vinode (to be GND) => Learning mode
- VCTL < 0.8V or DCIN < 7V => Charger Disable
- Precharge current = 150mA
VCTL_pre2p = 0.188V => Ichg = 157mA
VCTL_pre1p = 0.179V => Ichg = 148mA




<< Kennedy_Zhang >>

ASUS		Title : POWER CHARGER	
EngName:	Engineer:	Anny	
Size:	Project Name:	X51RL	Rev:
Custom:	Date:	2014/03/20	2.0
Size:	Author:	Ken Zhang	Sheet:
			17 of 22


BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




ASUS		Title : POWER_DETECT	
--CrtName--		Engineer: Anny	
Size	Project Name		Rev
Custom	X51RL		2.0
Date: Tuesday, July 03, 2007		Sheet 59	of 63

<< Kennedy_Zhang >>



	8.575V	11.625V
86023	243KOhm 10G211243113030 1%	365KOhm 10G21365313010 1%
86024	100KOhm 10G21100323010 5.1%	100KOhm 10G21100323010 5.1%

POWER GOOD DETECTOR





- TPC28T PT6003 1 VRM_PWRGD
- TPC28T PT6004 1 DDR_PWRGD
- TPC28T PT6005 0 1 3V_5V_PWRGD
- TPC28T PT6006 0 1 1.05V_1.2V_PWRGD



ASUS		Title : POWER_PROTECT	
Size	Project Name	Engineer:	Anny
Custom	X51RL		
Date:	Tuesday, July 03, 2007	Sheet	60 of 83

<< Kennedy_Zhang >>

SUSC#_PWR POWER



SUSB#_PWR POWER




ASUS		Title : POWER_LOAD_SWITCH	
<OrigName>	Project Name	Engineer:	Anny
Size	Custom	X51RL	Rev 2.0
Date:	Tuesday, July 03, 2007	Sheet	61 of 83

<< Kennedy_Zhang >>



FOR POWER TEST



ASUS		Title : POWER_SIGNAL	
-<OrigName>		Engineer: Anny	
Size	Project Name		Rev
Custom	X51RL		2.0
Date:	Tuesday, July 03, 2007	Sheet	63 of 63

<< Kennedy_Zhang >>

R2.0


Item	Before	After	Reason	Owner	Date
R20_1109_30		Add PCE5001 PCE5005, PQ5002, PQ5004, PQ5005 and PQ5007	VCORE:CPU upgrade to merom reflash		2006.11.09
R20_1109_30	9.31K	11K	VCORE: PR5030 modify to 11K to Increase OCP.		2006.11.09
R20_1109_37	PR5712 and PQ5705 were unmounted	PR5712:36.5K and PQ5705 was mounted.	Charger: Modify PR5712 and PQ5705 for 3S1P select.		2006.11.09

		Title : POWER PIC	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	X51RL		2.0
Date: Monday, May 21, 2007		Sheet	64 of 83

<< Kennedy_Zhang >>


T12Rv Block Diagram V2.0

www.bufanxiu.com



ASUS
 ASUSTEK COMPUTER INC
 Title: BLOCK DIAGRAM
 Engineer: MICHAEL WANG
 Project Name: X51RL
 Rev: 2.0
 Date: Monday, May 21, 2007
 Sheet: 71 of 85

<< Kennedy_Zhang >>



<Variant Name>

ASUS Title : **BLOCK DIAGRAM**

ASUSTEK COMPUTER INC Engineer: **MICHAEL WANG**

Size Project Name: **X51RL**


Custom

Date: Monday, May 21, 2007 Sheet 72 of 85

<< Kennedy_Zhang >>

X51 Block Diagram V2.0


- FAN + SENSOR
MAX6657MSA
PAGE 4
- CLOCK GEN
ICS951463
PAGE 5
- DISCHARGER
CIRCUIT
PAGE 37
- Power On Sequence
PAGE 40
- DC/BATT IN
PAGE 41
- CPU VCORE
PAGE 50
- SYSTEM PWR
PAGE 51
- BAT & CHARGER
PAGE 57



-Variant Name-

ASUS		Title : BLOCK DIAGRAM	
<small>ASUSTek COMPUTER INC</small>		<small>Engineer: MICHAEL WANG</small>	
<small>Size</small>	<small>Project Name</small>	<small>Rev</small>	<small>Rev</small>
<small>Custom</small>	X51RL	<small>2.0</small>	<small>2.0</small>
<small>Date: Monday, May 21, 2007</small>		<small>Sheet</small>	<small>73 of 83</small>

<< Kennedy_Zhang >>



ASUS		Title : POWER FLOWCHART	
Size	Project Name	Engineer:	Anny
Custom	X51RL	Rev	2.0
Date:	Monday, May 21, 2007	Sheet	87 of 88

<< Kennedy_Zhang >>