

7 - HDMI: Digital Video, Digital Audio - In
(see connector 15)

8 - Service Connector (UART)

1 - Ground	Gnd	⏚
2 - UART_TX	Transmit	↻
3 - UART_RX	Receive	↻

2.3.2 Rear Connections

9 - EXT1/2: Video RGB - In, CVBS - In/Out, Audio - In/Out (*)




Figure 2-3 SCART connector

1 - Audio R	0.5 V _{RMS} / 1 kΩ	↻
2 - Audio R	0.5 V _{RMS} / 10 kΩ	↻
3 - Audio L	0.5 V _{RMS} / 1 kΩ	↻
4 - Ground Audio	Gnd	⏚
5 - Ground Blue	Gnd	⏚
6 - Audio L	0.5 V _{RMS} / 10 kΩ	↻
7 - Video Blue	0.7 V _{PP} / 75 Ω	↻↻
8 - Function Select	0 - 2 V: INT 4.5 - 7 V: EXT 16:9 9.5 - 12 V: EXT 4:3	↻
9 - Ground Green	Gnd	⏚
10 - n.c.		
11 - Video Green	0.7 V _{PP} / 75 Ω	↻
12 - n.c.		
13 - Ground Red	Gnd	⏚
14 - Ground P50	Gnd	⏚
15 - Video Red	0.7 V _{PP} / 75 Ω	↻
16 - Status/FBL	0 - 0.4 V: INT 1 - 3 V: EXT / 75 Ω	↻
17 - Ground Video	Gnd	⏚
18 - Ground FBL	Gnd	⏚
19 - Video CVBS/Y	1 V _{PP} / 75 Ω	↻
20 - Video CVBS	1 V _{PP} / 75 Ω	↻
21 - Shield	Gnd	⏚

(*) **Note:** The AV output on SCART 1 or 2 will be enabled (SW controlled) for analogue RF channels only, if the decoder is turned "on" in the Menu: select Setup -> Installation -> Decoder -> Status: select SCART 1 or 2 -> Channel: select any analogue channel.

10 - Cinch: S/PDIF - Out

Bk - Coaxial	0.4 - 0.6V _{PP} / 75 Ω	↻↻
--------------	---------------------------------	----

11 - Cinch: Audio - Out

Rd - Audio - R	0.5 V _{RMS} / 10 kΩ	↻↻
Wh - Audio - L	0.5 V _{RMS} / 10 kΩ	↻↻

12 - VGA: Video RGB - In




Figure 2-4 VGA Connector

1 - Video Red	0.7 V _{PP} / 75 Ω	↻
2 - Video Green	0.7 V _{PP} / 75 Ω	↻
3 - Video Blue	0.7 V _{PP} / 75 Ω	↻
4 - n.c.		
5 - Ground	Gnd	⏚
6 - Ground Red	Gnd	⏚
7 - Ground Green	Gnd	⏚
8 - Ground Blue	Gnd	⏚
9 - +5V _{DC}	+5 V	↻
10 - Ground Sync	Gnd	⏚
11 - n.c.		
12 - DDC_SDA	DDC data	↻
13 - H-sync	0 - 5 V	↻
14 - V-sync	0 - 5 V	↻
15 - DDC_SCL	DDC clock	↻

13 - Mini Jack: Audio - In

Wh - Audio L	0.5 V _{RMS} / 10 kΩ	↻↻
Rd - Audio R	0.5 V _{RMS} / 10 kΩ	↻↻

14 - EXT3: Cinch: Video YPbPr - In, Audio - In

Gn - Video Y	1 V _{PP} / 75 Ω	↻↻
Bu - Video Pb	0.7 V _{PP} / 75 Ω	↻↻
Rd - Video Pr	0.7 V _{PP} / 75 Ω	↻↻
Rd - Audio - R	0.5 V _{RMS} / 10 kΩ	↻↻
Wh - Audio - L	0.5 V _{RMS} / 10 kΩ	↻↻

15 - HDMI 1, 2 & 3: Digital Video, Digital Audio - In




Figure 2-5 HDMI (type A) connector

1 - D2+	Data channel	↻
2 - Shield	Gnd	⏚
3 - D2-	Data channel	↻
4 - D1+	Data channel	↻
5 - Shield	Gnd	⏚
6 - D1-	Data channel	↻
7 - D0+	Data channel	↻
8 - Shield	Gnd	⏚
9 - D0-	Data channel	↻
10 - CLK+	Data channel	↻
11 - Shield	Gnd	⏚
12 - CLK-	Data channel	↻
13 - Easylink	Control channel	↻↻
14 - n.c.		
15 - DDC_SCL	DDC clock	↻
16 - DDC_SDA	DDC data	↻↻
17 - Ground	Gnd	⏚
18 - +5V		↻
19 - HPD	Hot Plug Detect	↻
20 - Ground	Gnd	⏚

16 - Aerial - In


- - IEC-type (EU)	Coax, 75 Ω	⏚
-------------------	------------	---

2.4 Chassis Overview

Refer to chapter [Block Diagrams](#) for PWB/CBA locations.

7.6.1 Video Subsystem

Refer to [Figure 7-10](#) for the main video interfaces for the PNX8543 and the video signal flow between blocks and memory.




18440_203_090226.eps
090226

Figure 7-10 PNX8543 video flow diagram

The Video Subsystem consist of the following blocks:

- Analogue Front-End (AFE) block
- Video and PC Capture (VPC/PC) pipe
- HDMI Receiver interface
- Memory-Based Video Processor MBVP)
- Video Composition Pipe (CPIPE)
- Memory Based Video Processor (MBVP) VO-1
- Memory Based Video Processor (MBVP) VO-2
- Video Composition Pipe (CPIPE)
- Dual Flat Panel Display-LVDS (FPD-LVDS)
- Digital Encoder (DENC)
- Digital Video VIP
- 2D graphics block.

Block Diagram Video



18560_403_090326.eps
090326