





BLOCK DIAGRAM - 1 (MAIN)






TUNER BLOCK (HE)







SCHEMATIC DIAGRAM - 1 (MAIN : LH, U)




SCHEMATIC DIAGRAM - 2 (MAIN : EE, K)




SCHEMATIC DIAGRAM - 3 (MAIN : HE)



SCHEMATIC DIAGRAM - 4 (FRONT)




FRONT C.B




C DSP/GEQ C.B

IC BLOCK DIAGRAM


IC,BA3837



IC,LA1836



IC,GD4052



TRUTH TABLE


INPUTS			CHANNELS			
E	A1	A0	Y0-Z	Y1-Z	Y2-Z	Y3-Z
L	L	L	ON	OFF	OFF	OFF
L	L	H	OFF	ON	OFF	OFF
L	H	L	OFF	OFF	ON	OFF
L	H	H	OFF	OFF	OFF	ON
H	X	X	OFF	OFF	OFF	OFF

L:LOW Level, H:HIGH Level, X:Don't care


PIN NAMES

- Y0a - Y3a Independent Inputs/Outputs
- Y0b - Y3b Independent Inputs/Outputs
- A1, A1 Address Inputs
- E Enable Input (Active LOW)
- Za, Zb Common Input/Output


IC,LC7218




IC,XR1090




IC,XR1071CP




IC,TC4094



IC,M62412P



IC,BU4052BF




TRUTH TABLE

INHIBIT	A	B	ON SWITCH
L	L	L	X0, Y0
L	H	L	X1, Y1
L	L	H	X2, Y2
L	H	H	X3, Y3
H	X	X	NONE


TRUTH TABLE X = Don't Care

IC BLOCK DIAGRAM

IC,HA12134A



BLOCK DIAGRAM - 1



SCHEMATIC DIAGRAM - 1 (MAIN)

