

**Battery Protection IC For 3-5 Cells Battery Pack
With Automatic Balance**

Parameters Subject to Change Without Notice

DESCRIPTION

JW[®]3312 is a battery protection IC for the 3~5 cells rechargeable lithium-ion battery pack. By using cascade connection, it is also possible to protect 6 or more cells battery pack.

JW3312 integrates high-accuracy voltage detection circuits, which realizes multiple protection functions including overcharge, overdischarge, overcurrent, over-temperature and VC5~VC0 pins open-wire.

FEATURES

- Input voltage is high to 40V
- Monitor 3~5 series battery pack
- High-accuracy voltage detection for each cell
Overcharge detection voltage:
3.55~4.6V (50mV step) Accuracy ± 20 mV
(-40°C~85°C) Accuracy ± 30 mV
Overcharge release hysteresis:
0V/0.1~0.4V (20mV step)
Overdischarge detection voltage:
2.0~3.2V (50mV step) Accuracy ± 80 mV
Overdischarge release hysteresis:
0V/0.1~1V (60mV step)
- Discharge overcurrent detection in 3-step
1st Discharge overcurrent detection voltage:
0.025~0.25V (15mV step) Accuracy ± 10 mV
2nd Discharge overcurrent detection voltage:
0.05~0.5V (15mV step) Accuracy ± 10 mV
Short circuit detection voltage:
0.1~1.6V (100mV step) Accuracy ± 40 mV

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.


- Charge overcurrent detection voltage
-0.015~-0.160V (10mV step) Accuracy ± 10 mV
- Fixed internally:
Load short circuit detection delay time
100us, 200us, 300us, 400us optional
Charge overcurrent detection delay time
0.1s, 1s optional
- Programmable by external capacitor:
Discharge overcurrent detection delay time,
1st: 0.1s~2s 2nd: (0.1~2s) $\times 0.1$
Overdischarge detection delay time,
0.1s~3s
Overcharge detection delay time
0.1s~5s
- High-accuracy battery temperature detection
- Provide passive balance
- Provide VC5~VC0 open-wire detection
- Wide range of operation voltage 4.5V to 35V
- Wide range of operation temperature
-40°C to +85°C
- Low current consumption (T=25°C)
During full power 15 μ A. (From chip GND)
During sleep mode 2 μ A.
During shutdown 350nA.
- 20-Pin TSSOP

APPLICATIONS

- Rechargeable lithium-ion battery pack
- Power tool
- UPS backup battery


TYPICAL APPLICATION

One PACK- PORT




TYPICAL APPLICATION

PACK- CHG- separated



TYPICAL APPLICATION


Cascade application




ORDER INFORMATION

DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JW3312TSSOPE#TRPBF	TSSOP20	JW3312 YWLLLLL

Notes :



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATING¹⁾

VDD, VC5, VC4, VC3, VC2, CHSE,	-0.3V to +40V
VC1.....	-0.3V to +20V
VC0.....	-0.3V to +6V
CTLD, CTLC.....	-0.3V to VDD+0.7V
DO.....	-0.3V to +12V
CO, VM.....	Max(-18, VDD-40) to VDD
UVT, SEL/TS, DOIT, VINI, OVT, TB.....	-0.3V to +6V
Battery cell voltage.....	-0.3V to 24V
Junction Temperature ²⁾³⁾	150°C
Lead Temperature.....	260°C
Storage Temperature.....	-65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

Junction Temperature (T _J).....	-40°C to 125°C
---	----------------

THERMAL PERFORMANCE⁴⁾

TSSOP20.....	θ_{JA} θ_{JC} 98.4.....37°C/W
--------------	--

Note:

- 1) Exceeding these ratings may damage the device.
- 2) The JW3312 guarantees robust performance from -40°C to 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
- 3) Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 4) Measured on JESD51-7, 4-layer PCB

For 开创 Use Only
JoulWatt Confidential

ELECTRICAL CHARACTERISTICS

<i>TA = 25°C, unless otherwise stated.</i>						
Item	Symbol	Condition	Min.	Typ.	Max.	Units
Power supply						
Operation voltage between VDD pin and GND pin	V _{DSOP}		4.5		35	V
Power-on reset threshold	V _{PON}			V _{PDOWN} +0.3		V
Shutdown threshold	V _{PDOWN}	V _{PDOWN} = 4.5	V _{PDOWN} -6%	V _{PDOWN}	V _{PDOWN} +6%	V
Current consumption during full power	I _{FP}			15		μA
Current consumption during sleep	I _{SLEEP}			2		μA
Current consumption during shutdown	I _{SHUTDOWN}			350		nA
Voltage/Current Protections Threshold Voltage						
Overcharge detection voltage	V _{OC}		V _{OC} -0.02	V _{OC}	V _{OC} +0.02	V
Overcharge release voltage	V _{OCL}			V _{OCL}		V
Overdischarge detection voltage	V _{OD}		V _{OD} -0.08	V _{OD}	V _{OD} +0.08	V
Overdischarge release voltage ⁵⁾	V _{ODH}			V _{ODH}		V
1 st Discharge overcurrent detection voltage	V _{DOI1}		V _{DOI1} -10	V _{DOI1}	V _{DOI1} +10	mV
2 nd Discharge overcurrent detection voltage	V _{DOI2}		V _{DOI2} -10	V _{DOI2}	V _{DOI2} +10	mV
Load short circuit detection voltage	V _{SHT}		V _{SHT} -40	V _{SHT}	V _{SHT} +40	mV
Charge overcurrent detection voltage	V _{COI}	T=-40°C to 85°C	V _{COI} -10	V _{COI}	V _{COI} +10	
Discharge detection threshold	V _{TH_DSG}		2.5	4	7.5	mV
Temperature Protection Threshold Voltage						
Discharging detection threshold	V _{TH_DSG}		2.5	4	7.5	mV
Charging over temperature protection threshold	V _{COT}		28.58%	29.58%	30.58%	V _{TB}
Charging over temperature protection hysteresis ⁵⁾	V _{COTH}			3.33%		V _{TB}
Discharging over temperature protection threshold	V _{DOT}		17.33%	18.33%	19.33%	V _{TB}

Discharging over temperature protection hysteresis ⁵⁾	V _{DOTh}			5%		V _{TB}
Charging under temperature protection threshold	V _{CUT}		72.33%	73.33%	74.33%	V _{TB}
Charging under temperature protection hysteresis ⁵⁾	V _{CUTH}			4.58%		V _{TB}
Discharging under temperature protection threshold	V _{DUT}		86.08%	87.08%	88.08%	V _{TB}
Discharging under temperature protection hysteresis ⁵⁾	V _{DUTH}			6.25%		V _{TB}
Chip over temperature protection threshold ⁵⁾	T _{CHIP}			150		°C
Chip over temperature protection release threshold ⁵⁾	T _{CHIPR}			125		°C
Voltage/Current Protections Delay Time						
Detection period time for OV, UV	t _{DETV}			0.5		S
Overcharge detection delay time	t _{OC}		t _{OC} -25%	t _{OC}	t _{OC} +25%	S
Overdischarge detection delay time	t _{OD}		t _{OD} -25%	t _{OD}	t _{OD} +25%	S
Load short circuit detection delay time	t _{SHT}		t _{SHT} -150	t _{SHT}	t _{SHT} +150	μS
DOIT/UVT pin current	I _{DOIT}		7.7	8	8.3	μA
1 st Discharge overcurrent detection delay time	t _{DO1I}	C _{DOIT} =2nF	0.07	0.1	0.13	S
DOIT pin short detected 1 st discharge overcurrent detection delay time	t _{DO1IS}		1.4	2	2.6	S
DOIT pin open detected 1 st discharge overcurrent detection delay time	t _{DO1IO}		0.07	0.1	0.13	S
Charge overcurrent detection delay time	t _{COI}			1		s
UVT pin short detected over dischargedetection delay time	t _{UVS}		2.4	3	3.6	s
UVT pin open detected over discharge detection delay time	t _{UVO}		0.07	0.1	0.13	S
OVT pin short detected over	t _{OVs}		4.4	5	5.6	S

dischargedetection delay time						
OVT pin open detected over discharge detection delay time	t_{OVO}		0.07	0.1	0.13	S
Temperature Protection Delay Time						
Temperature detection period time	t_{DETT}			2		S
Charge over temperature detection delay time	t_{COT_DELAY}		3.4	4	4.6	S
Charge under temperature detection delay time	t_{CUT_DELAY}		3.4	4	4.6	S
Dischargeover temperature detection delay time	t_{DOT_DELAY}		3.4	4	4.6	S
Dischargeunder temperature detection delay time	t_{DUT_DELAY}		3.4	4	4.6	S
Temperature protection release delay time	t_{TREL_DELAY}		3.4	4	4.6	S
Balance Function						
Level-1 Bleeding threshold voltage	V_{BAL1}		$V_{BAL1}-0.025$	V_{BAL1}	$V_{BAL1}+0.025$	V
Level-2 bleeding threshold voltage	V_{BAL2}		$V_{BAL2}-0.025$	V_{BAL2}	$V_{BAL2}+0.025$	V
Level-1 allowance bleeding deviation voltage between high voltage battery and low voltage battery	ΔV_{B_ALLOW}		15	40	65	mV
Bleeding current ⁵⁾	I_{BAL}			50		Ω
Balance period time	t_B			0.6		S
Bleeding delay time ⁵⁾	t_{BAL_DELAY}			100		mS
Odd cells bleeding time ⁵⁾	t_{B_ODD}			200		mS
Even cells bleeding time ⁵⁾	t_{B_EVEN}			200		mS
Cell balancing relaxation time before cell voltage measured ⁵⁾	t_{B_RELAX}			100		mS
VCN Open-Wire Detection						
VCN open-wire detection cycle	t_{OPEN}			2		S
3/4/5 Cells Application Configuration						
SEL/TS pin source current	I_{SEL}			5		μA

4 Cells configuration comparator threshold voltage	V _{SEL1}			250		mV
5 Cells configuration comparator threshold voltage	V _{SEL2}			750		mV
CTLx Control						
CTLD/CTLC sink current	I _{CTL}			1		μA
CTLD/CTLC change voltage	V _{CTL}			V _{DD} -1		V
CTLC/CTLD response time	t _{CTL}			100		ms
Output Voltage						
CO output voltage L	V _{COL}		0	High_Z	0.5	V
CO output voltage H	V _{COH}			12(max)		V
DO output voltage L	V _{DOL}		0	0	0.5	V
DO output voltage H	V _{DOH}			12(max)		V
Input Current						
VC5 pin current	I _{VC4}				2.5	μA
VC4~VC1 pin current	I _{VC9~1}		-1.0	0	1.0	μA
VC0 pin current	I _{VC0}				2.5	μA
Output Current						
CO pin maximum source current ⁵⁾	I _{COH}			1		mA
DO pin maximum source current ⁵⁾	I _{DOH}			1		mA
DO pin maximum sink current ⁵⁾	I _{DOL}			100		mA
0V battery charge function						
0V battery charge starting threshold voltage	V _{0CHA}		2.5			V
0V battery charge CO pin source current	I _{0CHA}			3		μA


Notes:

5) Guaranteed by design.

PIN DESCRIPTION

Pin No.	Name	Description
1	VDD	Input pin for positive power supply, Connection pin for battery5's positive voltage
2	VC5	Connection pin for battery5's positive voltage
3	VC4	Connection pin for battery 5's negative voltage, Connection pin for battery 4's positive voltage
4	VC3	Connection pin for battery 4's negative voltage, Connection pin for battery 3's positive voltage
5	VC2	Connection pin for battery 3's negative voltage, Connection pin for battery 2's positive voltage
6	VC1	Connection pin for battery 2's negative voltage, Connection pin for battery 1's positive voltage
7	VC0	Connection pin for battery 1's negative voltage,
8	GND	Connection pin for battery 1's negative voltage, Input pin for negative power supply
9	OVT	Capacitor connection pin for delay for overcharge detection
10	VINI	Pin for voltage detection between VINI pinand GND pin
11	UVT	Capacitor connection pin for delay for over discharge detection
12	DO	Gate connection pin for discharge control MOSFET
13	DOIT	Capacitor connection pin for delay for charge and discharge overcurrent detection
14	SEL/TS	Thermal sense input This is a dual-purposePin. Also asSelect terminal for 3/4/5 cells application
15	TB	Thermal bias output
16	CHSE	Pin for charger detection
17	CO	Gate connection pin for charge control MOSFET
18	VM	Pin for voltage detection between VM pinand GND pin
19	CTLC	CO pin control input from the unit above for cascaded operation;
20	CTLD	DO pin control input from the unit above for cascaded operation;

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Normal Status

In the JW3312, both of CO pin and DO pin output “H” level voltage when all battery voltages are between overdischarge detection voltage (V_{OD}) and overcharge detection voltage (V_{OC}), and the VINI pin's voltage is lower than 1st discharge overcurrent detection voltage (V_{DOI1}). This is the normal status. At this time, the charge and discharge MOSFETs are on.

Overcharge Status

JW3312 checks for cell over voltage once per detection time period (T_{DETV}). When any battery voltage increases to V_{OC} or more for longer than the overcharge detection delay time (t_{OC}), the CO pin outputs “High_Z”. Since the CO pin pulled down to the CHA- voltage by an external resistor, the charge MOSFET is turned off to stop charging. This is the overcharge status.

The overcharge status is released if one of the conditions mentioned below is satisfied:

- (1) All battery voltage drops to overcharge release voltage (V_{OCL}) or less.
- (2) The VINI pin voltage is higher than V_{TH_DSG} during discharging and all battery voltage drops to overcharge voltage (V_{OC}) or less.

Overdischarge Status

JW3312 checks for cell under voltage once per detection time period (T_{DETV}). When any voltage of the batteries decreases to the level of V_{OD} or less for longer than the overdischarge detection delay time (t_{OD}), the DO pin outputs “L” voltage. The discharge MOSFET is turned off and it stops discharging. This is the overdischarge status.

The VM pin is pulled down to the GND level via

R_{VMS} internally.

The overdischarge status is released if either condition mentioned below is satisfied:

- (1) The VM pin voltage is 1V or less, and all battery voltages increase to overdischarge release voltage (V_{ODH}) or more.
- (2) Any battery voltage gets to be higher than V_{OC} or more for longer than t_{OC} .

Discharge Overcurrent Status

In the JW3312, if the VINI pin voltage increases to the level of V_{DOI} or more for longer than the discharge overcurrent detection delay time (t_{DOI}), the DO pin outputs “L” voltage. The discharge MOSFET is turned off and it stops discharging. This is the discharge overcurrent status.

The VM pin is pulled down to the GND level via R_{VMS} internally.

JW3312 has three levels for discharge overcurrent detection (V_{DOI1} , V_{DOI2} , V_{SHT}). The JW3312 actions against load short circuit detection voltage (V_{SHT}) are as well in V_{DOI} .

The discharge overcurrent status is released if the following condition is satisfied.

- (1) The VM pin voltage gets 1V or less.

Charge Overcurrent Status

In the JW3312, if the VINI pin voltage decreases to the level of V_{COI} or lower for longer than the charge overcurrent detection delay time (t_{COI}), the CO pin outputs “Hi-z”. The charge MOSFET is turned off and it stops charging. This is the charge overcurrent status.

The CHSE pin is pulled up to the 5V regulator via resistor internally.

Charge overcurrent protection will be released when we disconnect the charger.

Delay Time Setting

In the discharge over current and over discharge detection, users are able to set the delay time by a current in JW3312 and an external capacitor.

Take the discharge overcurrentdetectionfor example, when the VINI pin voltage gets V_{DO11} or more, JW3312 starts charging to the DOIT pin's capacitor (C_{DOIT}) via the DOIT pin's output current (I_{DOIT}). After a certain period, the DO pin outputs “L” voltage. This period is the 1st dischargeovercurrent detection delay time (t_{DO11}), which is calculated using the following equation.

$$t_{DO11}[s]= n \times \Delta V \times C_{DOIT}[nF] / I_{DOIT} [uA]$$

$$= 400(\text{typ.}) \times C_{DOIT}[nF] / 8[uA] (\text{typ.})$$

$$= 50[M\Omega](\text{typ.}) \times C_{DOIT}[nF]$$

In case $C_{DOIT}=2nF$, t_{DO11} is calculated as follows.

$$t_{DO11} [s] = 50[M\Omega](\text{typ.}) \times 2[nF] = 0.1 [s] (\text{typ.})$$

The 2nd discharge overcurrent detection delay time (t_{DO12}) is calculated as below.

$$t_{DO12}=t_{DO11} \times 0.1$$

The function of overdischarge detection delay time is same to the discharge overcurrent detection delay time.

The function of overcharge detection delay time is same to the discharge overcurrent detection delay time.

The loadshort circuit detection delay time are fixed internally.

Fault Detection on DOIT& UVT

To set the dischargeovercurrent detection delay time and theoverdischarge detection delay time,

a capacitor is connected between DOIT/UVT pin and GND pin.

Take the discharge overcurrent for example. If the discharge overcurrent is detected and the DOIT pin is shorted to ground, t_{DO11} is automatically changed to the DOIT pin short detected 1st discharge overcurrent detection delay time (t_{DO11S}).

In the same manner, if the discharge overcurrent is detected and the DOIT pin is floating, t_{DO11} is automatically changed to the DOIT pin open detected 1st discharge overcurrent detection delay time (t_{DO11O}).

The fault detection function of pin UVT is similar to the pin DOIT.

Temperature Protection

When the VINI pin voltage is bigger than V_{TH_DSG} , the battery pack is regarded as in discharging status. Otherwise, the battery pack is regarded as in charging status.

The JW3312do the temperature detection every t_{DETT} , see figure 1 for temperature detection timing chart. In normal status, the JW3312 continuously turns on TB output for t_{EFF_DETT} every t_{DETT} . When the TB output turns on, the external temperature is monitored.




Figure 1 temperature detection timing

When the temperature of battery pack increases, the voltage of the TS pin decreases. Once the battery temperature is over the Charging/Discharging OverTemperature Threshold and the state continues for t_{COT_DELAY} , JW3312 shuts down both the charge and discharge MOSFETs. This status is released only when the battery temperature goes down.

When the battery pack temperature becomes lower than T_{CUT} in charging status and the state continues for t_{CUT_DELAY} , the charging and discharging FETs is turned off to stop charging and discharging. The charging under-temperature status is released only when the battery pack temperature becomes higher.

When the battery pack temperature becomes lower than T_{DUT} in discharging status and the state continues for t_{DUT_DELAY} , the charging and discharging FETs is turned off to stop charging and discharging. The discharging under-temperature status is released only when the battery pack temperature becomes higher.

The CTLC/CTLD pin is used for cascaded operation. When any error is detected such as over-charge, over-discharge, open-wire in the upper unit, the CO/DO pin signal are passed down to the CTLC/CTLD pin of the lower unit to control charging/discharging.

When the CTLC/CTLD pin of the top cell is indirectly connected to VDD pin, JW3312 works normally. If the CTLC/CTLD pin of the top cell is connected to VDD pin via external 2M resistor, the CO/DO pin voltage is forced to be "L". As a result, JW3312 enters the charge/discharge disable mode and the charge/discharge MOSFET is forced off.

External FET's state by CTLx pins

CTLC pin	External FET for CO pin
GND	High Z
No connection	High Z
VDD	ON (normal operation)

CTLD pin	External FET for DO pin
GND	Forced OFF
No connection	Forced OFF
VDD	ON (normal operation)

Operation Modes

JW3312 has two operation modes: Full power mode, and Sleep mode.

For Full power mode, JW3312 checks for over-voltage, overdischarge-voltage events and over-temperature every detection period. Besides, over-current events are checked continuously. These safety events decide the status of the charge and discharge MOSFETs. The typical current consumption is 15uA.

JW3312 enters Sleep mode after entering over-discharge status, over-temperature status, under-temperature status or open wire status. The typical current consumption is lower down to be 2uA at sleep mode.

For the other case, JW3312 only waits for temperature events or open wire events releasing.

JW3312 enters Shutdown mode when VDD pin voltage becomes lower than V_{PDOWN} . During this mode, JW3312 does not check for any safety events. The charge and discharge MOSFET are both off. The typical current consumption is as low as 350nA.

Balance Function

JW3312 provides cells' balance function to balance the cells' capacity in a battery pack. When any cell voltage is higher than Level-1 bleeding threshold voltage V_{BAL1} , and the cell voltage is higher than the lowest cell ΔV_{B_ALLOW} , the off-chip balance will be turn on and provide about 100mA bleeding current.

Odd-even balance strategy is adopted. The balance period time is 600mS. The first 100mS is used for over/under voltage detection. The second 200mS is used for the odd cells bleeding that satisfy the balance conditions. The

third 200mS is used for the even cells bleeding that satisfy the balance conditions. The last 100mS is cell balancing relaxation time before cell voltage measured

When the JW3312 is used in extended condition, to avoid the unbalance between IC1 and IC2, the JW3312 provide level-2 balance function. If all the five cell voltage exceed the Level-2 bleeding threshold voltage V_{BAL2} , the external discharge MOS turn on.

The balance exits if one of the conditions mentioned below is satisfied:

- (1) When all voltages of VC1, (VC2-VC1), (VC3-VC2), (VC4-VC3) and (VC5-VC4) are lower V_{BAL1} , or higher than V_{BAL1} and

Lower than V_{BAL2} , all the external balance discharge circuits will not work.

- (2) When any battery voltage is higher than V_{BAL1} , but lower than the lowest ΔV_{B_ALLOW}
- (3) The system enters sleep mode


Open-wire Detection

JW3312 checks for VC5-VC0 open-wire once per detection time period t_{OPEN} .

When any of V5 to V0 pin open, it will detect open-wire and charge and discharge is prohibited

The release from open-wire protection is done by open-wire point being connected and VDD power on again.

PACKAGE OUTLINE



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

For 开创 Use Only
JoulWatt Confidential

Copyright © 2017 JW3312 Incorporated.

All rights are reserved by Joulwatt Technology Inc.