ANGUS ELECTRONICS COMPANY LIMITED

Tel: (852) 2345 0540 Fax: (852) 2345 9948 Web Site: www.angus.com.hk

T100A Advanced Information-Confidential P/N-T100A-Rev02

Advanced Information Version 0.3

June, 06, 2005

T100A Video Display Controller

| | | Contents | |
|----------|---------------|--|---------------|
| | Section | Title | Page |
| <u>1</u> | | uction | 3 |
| <u> </u> | 1.1 | Features | 3 |
| | 1.2 | General Description | 4 |
| | 1.3 | Applications | 4 |
| | 1.4 | System Architecture | 4 |
| | 1.5 | System Configurations | 5 |
| | 1.6 | Pinout Diagram | 6 |
| _ | 1.7 | Pin Description | 7 |
| <u>2</u> | <u>Theor</u> | y of Operations | 9 9 |
| | 2.1 | I ² C Command Protocol | |
| | 2.2 | Analog Front End | 11 |
| | 2.3 | Y/C Separation and Chroma Decoder | 11 |
| | 2.4 | Digital Color Transient Improvement (DCTI) | 13 |
| | 2.5 | Digital Luminance Transient Improvement (DLTI) | 14 |
| | 2.6 | FIR Scaler | 14 |
| | 2.7 | Black-Level Extension (BLE) | 15 |
| | 2.8 | Color Space Converter | 15 16 |
| | 2.9 2.10 | Gamma Correction OSD | 10 |
| | 2.10 | TCON | 29 |
| 2 | | ter Description | |
| <u>3</u> | 3.1 | ADC Register Set | 32 |
| | 3.1 | Picture Enhancement Register Set | 44 |
| | 3.3 | Scaling Register Set | 46 |
| | 3.4 | Color Space Converter Register Set | 40 52 |
| | 3.5 | OSD Register Set | 55 |
| | 3.6 | LCD Output Control Register Set | 56 |
| | 3.7 | TCON Register Set | 66 |
| | 3.8 | ITU - 656 Decoder Register Set | 71 |
| | 3.9 | Y/C Separation and Chroma Decoder Register Set | 74 |
| 4 | Electr | ical Characteristics | 80 |
| - | 4.1 | Digital I/O Pad Operation Condition | 80 |
| | 4.2 | DC Characteristics | 81 |
| | 4.3 | AC Characteristics | 82 |
| | 4.4 | Analog Processing and A/D Converters | 82 |
| | 4.5 | Absolute Maximum Rating | 82 |
| <u>5</u> | Packa | ge Dimensions | 83 |
| | | | |
| <u>6</u> | <u>Orderi</u> | ing Information | 83 |
| <u>7</u> | Revisi | ions Note | 84 |
| <u>8</u> | Gener | al Disclaimer | 84 |
| | | | |
| <u>9</u> | <u>Conta</u> | ct Information | 84 |

. .

1 Introduction

1.1 Features

- Cost Effective Highly Integrated Triple ADC + + 2D Video Decoder + OSD + VBI Data Decoder+ Scaler + TCON
 - Integrates 9-bit Triple Analog to Digital Converters (ADC) & Phase Locked Loop (PLL)
 - Scaler supports 2-D adaptive intra-field deinterlacer and non-linear 16:9 aspect ration.
 - Requires no external Frame Buffer Memory for deinterlacer.
 - Advanced On Screen Display (OSD) function
 - Programmable Timing Controller (Tcon) for Car TV applications
 - Multi-standard color decoder with 2D adaptive comb filter
 - Innovative and flexible design to reduce total system cost

Triple 9-bit Analog to Digital Converters (ADC)

80MSPS Conversion Rate

- Built-in Pre-amp, mid-level & ground clamp circuit
- Automatic Clamp Control for CVBS, Y and C
- Programmable Static Gain Control or Automatic Gain Control for CVBS or Y/C
- Max Input configuration up to 9xCVBS, 3xSvideo and 3xCVBS, 3xYPbPr,

Digital Video Enhancement

Separate Luminance and Chroma Enhancer

- Y Supports Luminance Peaking, DLTI, Black Level Expansion, Contrast and Brightness adjustment
- C Supports DCTI, Saturation and Hue adjustment.

Advanced Scaling Engine

Two Dimensions FIR Scaler

- Coefficient based sharpness filters
- 2-D edge enhancement
- Independent vertical and horizontal scaling ratio
- 16:9 Non-linear Aspect ratio
- LCD Interface
 - Provides Gamma correction for panel compensation
 - Supports image pan functions
 - Programmable Timing Controller
 - RGB Triple DAC output

Color Management

- Coef Programmable YCbCr-to-RGB Color Space Converter
- RGB Gamma Correction

Built-in On Screen Display Engine 3K-word OSD SRAM memory

- 3K-word OSD SRAM memory
- Supports font or bitmap modes
- Supports character blinking, overlay, shadow and border functions
- Fully programmable character mapping
- Supports alpha blending & Zoom-in/Zoomout function
- Optional fonts can be stored in off-chip serial EEPROM

Versatile VBI Data Decoder

Supports Close Caption, Wide Screen Signalling and Teletext

Crystal Oscillator Circuit

- Direct interface to a (27.0MHz) Crystal
- Also provide a buffered clock output for external Micro-controller

Digital Test Pattern Generator

- Programmable standard & special panel burn-in test patterns
- Support special border frame blocking mode

Independent Display Phase Lock Loop

- Generates pixel clock output to panel
- Supports free run OSD mode
- Serial Bus Interface
 - Supports 2-wire (normal speed) or 4-wire (high speed) modes
- Pulse Width Modulation Outputs
- Design For Testability
 - Scan chain insertion
 - Separated analog & digital test modes
- Power Supply: +2.5V & +3.3V
- Package: 100-pin LQFP


1.2 General Description


The T100A is a highly integrated All-in-one Visual Processor that provides major cost saving solution for the portable applications. T100A has built-in high performance Triple ADCs, TCON, Triple DACs, Scaling Machine with sophisticated upscaling and downscaling algorithms. The Innovative integrated "Frame-Buffer-Less" De-interlacer can significantly reduce system cost. The T100A also integrates On Screen Display engine with 3K-word of font RAM. The device can interface to an external micro-controller through 2-wire serial bus interface.


1.3 Applications

- 1. 4-inch to 10-inch portable DVD or in-car TV
- 2. Progressive CRT TV

1.4 System Architecture







1.7 Pin Description

| Symbol | Pin # | Туре | Description |
|-------------|-------------------------------------|---------|---|
| Power Supp | lies | | |
| VDD25 | 27,46,57,78, 89,96 | PWR | +2.5V digital core power supply |
| VD33 | 26,35,47,56, 80,91 | PWR | +3.3V digital output power supply |
| AVDDB | 1, 7 | PWR | +3.3V analog power supply for ADC channel 2 |
| AVDDG | 9, 15 | PWR | +3.3V analog power supply for ADC channel 1 |
| AVDDR | 17, 23 | PWR | +3.3V analog power supply for ADC channel 0 |
| GND | 25, 37,48, 51,55,58,79, 94,95 | GND | Digital ground |
| AGNDB | 2, 8 | GND | Analog ground for ADC channel 2 |
| AGNDG | 10, 16 | GND | Analog ground for ADC channel 1 |
| AGNDR | 18, 24 | GND | Analog ground for ADC channel 0 |
| AVD33R | 69 | PWR | +3.3V analog power supply for DAC channel R |
| AVD33G | 66 | PWR | +3.3V analog power supply for DAC channel G |
| AVD33B | 63 | PWR | +3.3V analog power supply for DAC channel B |
| AVDD | 75 | PWR | +2.5V Analog Power Supply for DAC |
| DVDD | 60 | PWR | +2.5V Digital Power Supply for DAC |
| AVD33D | 77 | PWR | +3.3V Analog Power Supply for DAC I/O pads |
| AVSS3R | 70 | GND | Analog ground for DAC channel R |
| AVSS3G | 67 | GND | Analog ground for DAC channel G |
| AVSS3B | 64 | GND | Analog ground for DAC channel B |
| AVSS | 76 | GND | Analog ground for DAC |
| DVSS | 61 | GND | Digital ground fro DAC |
| AVSSD | 59 | GND | Analog Ground for DAC I/O pads |
| Output Inte | rface Signals | ; | |
| IOR | 68 | AO | Channel R current output |
| IOG | 65 | AO | Channel G current output |
| IOB | 62 | AO | Channel B current output |
| LLCK1 | 52 | DO | Output Data Clock |
| LLCK2 | 53 | DO | Output Data Clock |
| LLCK3 | 54 | DO | Output Data Clock |
| VSO | 49 | DO | Vertical Synchronization Output Control Signal. |
| HSO | 45 | DO | Horizontal Synchronization Output Control Signal. |
| Timing Cont | roller Interfa | ce Sigr | nals |
| STH2 | 50 | DO | Source Driver start pulse |
| LP | 44 | DO | Latch pulse for column driver |
| GCLK | 43 | DO | Gate driver clock |
| GOE | 42 | DO | Gate driver output enable |
| STV1 | 40 | DO | Gate Driver start pulse |
| STV2 | 41 | DO | Gate Driver start pulse |
| UD | 39 | DO | Panel UP/Down Control |
| RL | 38 | DO | Panel Right/Left Control |
| Q1H | 32 | DO | Source Driver Q1H |

Table 1-1 Pin Description

| Symbol | Pin # | Туре | Description |
|---------------|-------------|---------|--|
| 2-wire serial | bus Interfa | ce Sign | als |
| SCL | 30 | DI | 2-wire serial bus clock. Power down does not affect SCL. |
| SDA | 29 | I/O | 2-wire serial bus data. Power down does not affect SDA. |
| Configuratio | n interface | Signals | |
| CPUINT | 31 | I/O | Internal Interrupt. |
| RSTB | 28 | DI | Whole chip reset. (Internal Pull-up) |
| Test Pins | | | |
| FIB1 | 99 | AO | ADC test pin |
| FILED | 33 | DO | Field flag |
| ADC Interfac | е | | |
| ACB2 | 4 | AI | Analog input 2 of channel 2 |
| ACB1 | 5 | AI | Analog input 1 of channel 2 |
| ACB0 | 6 | AI | Analog input 0 of channel 2 |
| AY2 | 12 | AI | Analog input 2 of channel 1 |
| AY1 | 13 | AI | Analog input 1 of channel 1 |
| AY0 | 14 | AI | Analog input 0 of channel 1 |
| ACR2 | 20 | AI | Analog input 2 of channel 0 |
| ACR1 | 21 | AI | Analog input 1 of channel 0 |
| ACR0 | 22 | AI | Analog input 0 of channel 0 |
| Video-In Inte | rface | | |
| VCLK | 90 | DI/O | ITU-656 video clock |
| VDT0 | 81 | DI/O | ITU-656 video port |
| VDT1 | 82 | DI/O | ITU-656 video port |
| VDT2 | 83 | DI/O | ITU-656 video port |
| VDT3 | 84 | DI/O | ITU-656 video port |
| VDT4 | 85 | DI/O | ITU-656 video port |
| VDT5 | 86 | DI/O | ITU-656 video port |
| VDT6 | 87 | DI/O | ITU-656 video port |
| VDT7 | 88 | DI/O | ITU-656 video port |
| PLL Referen | ce Clock | | |
| XTALI | 92 | DI | Output PLL reference clock input |
| XTALO | 93 | DO | Output PLL reference clock output |
| XCLK2MC | 36 | DO | Buffered XTALI for external microprocessor. |
| Power Manag | gement Inte | rface S | ignals |
| PWM | 34 | DO | Pulse Width Modulation for backlight control. |

2 Theory of Operations

2.1 I²C Command Protocol

Before your tester writes I²C commands to T100A, slave address must be set at 50h. The timing sequence can be shown as below. After 4 cycles, the tester can get started IIC commands. SDA(A3) can affect slave address. Set low for 40h. Set high for 50h.






Figure 2-1 Power-up initialization

When tester issues commands to the T100A, the only way the user can program the T100A is using the 2-wire serial bus protocol. This section describes the 2-wire serial bus protocol. Data transfers on the 2-wire serial bus are initiated with a START condition and are terminated with a STOP condition. Normal data on the SDA line must be stable during the high period of the SCL. The transition on the SDA is only allowed while SCL is low. The START condition is unique case and is defined by a high-to-low transition on the SDA while the SCL is high. The STOP condition is a unique case and is defined by a low-to-high transition on the SDA while the SCL is high. Each data packet on the 2-wire serial bus consists of 8 bits of data followed by an ACK bit. Data is transferred with MSB first. The transmitter releases the SDA line during the ACK bit and the receiver of data transfer must drive the SDA line low during the ACK bit to acknowledge receipt of the data. The frequency of SCL can be from 50 Khz up to 1 Mhz.





2.2 Analog Front End

Figure 1-1

T101 contains 3 ADCs in Analog Front End. Each channel of ADCs can digitalize SDTV signals from analog to digital. The figure shown below can describe how to select a SDTV signal from 3 inputs prior to ADC.




Figure 2-5 Analog Front End

2.3 Y/C Separation and Chroma Decoder

A composite video has luma(Y) and chroma(C) information mixed in the same video signal. This video signal can also be represented by the equation below,

$$CVBS = Y + U * Sin(wt) + V * cos(wt)$$

Where $w = 2\pi f_{sc}$, f_{sc} =3.58Mhz if NTSC, f_{sc} =4.43Mhz if PAL

The figure below shows a typical composite signal. The 2-D adaptive comb filter inside T100A is designed to separate Y and C from a composite video signal.





Figure 2-6

. The conventional 3-line comb filter fails to separate Y and C if there is a vertical transition. The 2-D adaptive comb filter is based on equally weighting factors that color changes along vertical and horizontal edges. Let the amount of color change along vertical and horizontal direction DCv and DCh, the weighting factor can be expressed as following equations,

$$Wh = \frac{DCv}{DCv + DCh}$$
$$Wv = \frac{DCh}{DCv + DCh}$$

By employing adaptive method, chroma can be recovered by following equation, C = Ch * Wh + Cv * Wv


After Y/C separation, Y and C should look like waveforms shown as in following figure. Y only contains low frequency part, while C contains high frequency part which is centered around subcarrier f_{sc} .






2.4 Digital Color Transient Improvement (DCTI)

Usually, a composite or S-video SDTV signal may have bandwidth limitation that causes the loss chroma detail around two different color bars. Two pictures shown below illustrate the result before and after DCTI block. Without DCTI(the upper picture), we may see color transient wider than several pixels. A slow transient edge usually blurs image. T100A DCTI algorithm can sharpen those color transient edges. The lower picture shows that chroma data is enhanced by increasing the slope of edge transient without introducing the ring effects.




2.5 Digital Luminance Transient Improvement (DLTI)

The Digital Luminance Transient Improvement is intended to sharpen luminance edge transient. The figure shown below is DLTI transfer function. DLTI doesn't increase peak-to-peak amplitude; rather it turns sloped waveforms into rectangular waveforms.




2.6 FIR Scaler

FIR Scaler can scale input H/V sizes to fit any LCD panel resolution. The flexible and independent H/V scalers allow users to program display area in 16:9 Full mode, 16:9 non-linear wide mode and 4:3 mode. FIR scaler also provides coefficient-based 2-D sharpness that can sharpen detail of picture.



2.7 Black-Level Extension (BLE)

Black Level Expansion (BLE) can enhance image contrast that makes dark regions of image darker, while bright regions remain unchanged. The figure shown below is BLE transfer function.



 $Yout = Yin - (Yoffset - Yin) * BLE _Gain / 16$ Where *Yoffset* and *BLE _Gain* can be programmed by register P0_96h.

2.8 Color Space Converter

A pixel in YCbCr color space can be converted to RGB color space by using following equations,

$$R = YCoefCSC * (Y - 16) + CrCoef _ R * (Cr - 128)$$

$$G = YCoefCSC * (Y - 16) - CrCoef _ G * (Cr - 128) - CbCoef _ G * (Cb - 128)$$

$$B = YCoefCSC * (Y - 16) + CbCoef _ B * (Cb - 128)$$

Where YCoefCSC is in 1.7-bit fixed point with default 1.164. $CrCoef _R$ in 1.7-bit fixed point with default 1.596. $CrCoef _G$ in 0.8-bit fixed point with default 0.813. $CbCoef _G$ in 0.8-bit fixed point with default 0.392. $CbCoef _B$ in 2.6-bit fixed point with default 2.017

The equations shown as below correspond to a typical YCbCR-to-RGB converter. In T101, we make those coefficients adjustable.


$$R = 1.164 * (Y - 16) + 1.596 * (Cr - 128)$$

$$G = 1.164 * (Y - 16) - 0.813 * (Cr - 128) - 0.392 * (Cb - 128)$$

$$B = 1.164 * (Y - 16) + 2.017 * (Cb - 128)$$

2.9 Gamma Correction

The relation between input video signal and LCD panel may exist non-linear transfer function such as figure shown below,




T100A uses 33-point piece-wise linear interpolation instead of RAM-based LUTs. Each point can be programmed via register at P0_93h and P0_94h.

2.10 OSD

2.10.1 OSD Access

| I/O Port | Index | Default | Description |
|-----------------|-------|---------|--|
| | 00h | 00h | OSD Control Register |
| | 01h | 00h | Character Delay_1 |
| | 02h | 10h | Character Delay_2 |
| | 03h | 08h | Character Delay_3 |
| | 04h | 09h | Character Font Size |
| | 05h | 50h | Char_RAM Base Address |
| | 06h | 00h | Character Border / Shadow Control |
| | 07h | 00h | Character Border / Shadow Color |
| | 08h | 20h | Character Height Scaling |
| | 09h | 0Ah | Blinking Control |
| | 0Ah | 00h | Bit_Map Window Size : Width/Height Upper Bits |
| | 0Bh | 80h | Bit_Map Window Size : Width |
| A0h – Cfg_Index | 0Ch | 60h | Bit_Map Window Size : Height |
| 0- | 0Dh | 11h | Bit_Map Dot Enlarge |
| A1h – Cfg_Data | 0Eh | - | OSD LUT RAM Data R/W, address automatically increased after R or W |
| | 0Fh | 00h | Char RAM Byte Access Control |
| | 10h | 00h | Window_1 Start Character Row Number / BMP Start Address LSB |
| | 11h | 00h | Window_1 End Character Row Number / BMP Start Address MSB |
| | 12h | 00h | Window_1 Start Character Column Number |
| | 13h | 00h | Window_1 End Character Column Number |
| | 14h | 00h | Window_1 Shadow Size |
| | 1Ah | 00h | Char2BP Base Address LSB |
| | 1Bh | 08h | Char2BP Base Address MSB |
| | 1Ch | 00h | Alpha Blending Control (available Revision >=02h) |
| | 1Dh | 03h | Revision ID |
| | 1Eh | 60h | Char_RAM Stop Address (available Revision >=01h) |
| | Other | 00h | Reserved |
| A2h – ORAM_AL | | 00h | OSD RAM Low Address Port of Starting Access |
| A3h – ORAM_AH | | 00h | OSD RAM High Address Port of Starting Access |
| A4h – ORAM_D | | 00h | OSD RAM Data Port (Low Byte first, then High Byte). After two R/W, the address will be increased by 1. |

Table 2-1



2.10.3 Character RAM Format

In Character Mode (contrast to Bit_Map Mode), the Characters displayed on OSD can be grouped to few rows, each row has its own row attribute (the high byte of Word $\#1F_h$, ref. Section 2.10.3.3) which defines the behavior of current character row. And, there is maximum 30 characters in one row (Word $\#00_h \sim \#1D_h$), each character has two bytes to define its character font number (ref. Section 2.10.3.1) and its colors (ref. Section 2.10.3.2). And the Word $\#1E_h$ is reserved, which must be filled with transparent color and pointed to blank font.

2.10.3.1 Character Data (Address to Font Select) (Default=XXXXXXXb¹)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--|---------|--|---------------------|--|---------|---------|
| CHRA[7] | CHRA[6] | CHRA[5] | CHRA[4] | CHRA[3] | CHRA[2] | CHRA[1] | CHRA[0] |
| Bit 7-0 | number N, the Cfg_04h<4:3> Index 00h~BFI | | font, and that for .4.5). (mono colored) f | nt starting address | (i.e., 0,1,2, A,B,C, is (N x Font_Heigh | | |

2.10.3.2 Character Attribute (Default=XXXXXXXb)

| 7 | 6 | 5 | 4 | 3 | | 2 | | 1 | | 0 |
|-----------------------------|--|--|--|--|-------------------|------------------------|----------------------|------------------------------|----------|------|
| BG_R | BG_G | BG_B | Blink | FG_R | | FG_G | | FG_B | | FG_I |
| Bit 7-5 Bit 4 Bit 3-0 | Blink – Enable FG_R/G/B/I or 0000b, then the | this Character dis R_C2BP[3:0] – w ere will be no fore | Color (Intensity=0 splay with blinking /hen Character Da ground, i.e. transp h, these 4 bits act | feature. Refert ata = 00h~BFh, parent. | to sect Foregr | ion 2.10.4 ound R/C | 4.10 for 3/B/Inte | detail blink ensity Color | . If the | |

2.10.3.3 Row Attribute (Default=XXXXXXXb)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|--|---------|---------|---------|---------|-----|-----|--|--|
| RGAP_BG | RGAP[4] | RGAP[3] | RGAP[2] | RGAP[1] | RGAP[0] | CHS | CWS | | |
| Bit 7 | Bit 7 RGAP_BG – Color Select of Row Gap. Set 1 for selecting the same color of background of current row character, 0 for selecting transparent color. | | | | | | | | |
| Bit 6-2 | | | | | | | | | |
| Bit 1 | | | | | | | | | |
| Bit 0 | Bit 0 CWS – Character Width Select. Set 1 for double width, 0 for single width. When set to 1, only the even numbered characters will be shown, odd numbered characters are skipped. | | | | | | | | |

2.10.4 Configuration Register

2.10.4.1 Cfg_00h – OSD Control Register (Default=00h => 18h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--|---------|--------|----------|----------|-----------|---------|---------|--|--|
| OSD_En | Bit_Map | Bit2PP | Reserved | Reserved | Early_hDE | DCLK[1] | DCLK[0] | | |
| OSD_En Bit_Map Bit2PP Reserved Reserved Early_hDE DCLK[1] DC Bit 7 OSD_En – Enabling the OSD function. Set 1 for enabling, 0 for disabling OSD. Bit 6 Bit 7 Bit 7 Bit 7 Bit 7 Bit 7 Bit 7 DCLK[1] DC Bit 6 Bit 7 Bit 7 Bit 7 Bit 7 Bit 7 DCLK[1] DC Bit 6 Bit 7 OSD_En – Enabling the OSD function. Set 1 for enabling, 0 for disabling OSD. Bit 7 Bit 7 | | | | | | | | | |

2.10.4.2 Cfg_01h - Character Delay_1 (Default=00h)

¹ The "b" after value means Binary; "d" means Decimal; "h" means Hex-Decimal.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|----------|---|---------------------|-------------------|-----------------------|---------------------|------------------|------------------|--|--|--|
| Reserved | VERTD[10] | VERTD[9] | VERTD[8] | Reserved | HORD[10] | HORD[9] | HORD[8] | | | |
| Bit 7, 3 | Reserved. (R/W | keserved. (R/W) | | | | | | | | |
| Bit 6-4 | VERTD[10:8] - | Vertical Starting F | Position (Upper b | oits) of Character of | displaying. These b | its with Cfg_03h | , total 11 bits, | | | |
| | become 2048 steps, with an increment one pixel per step for each field. | | | | | | | | | |
| Bit 2-0 | Bit 2-0 HORD[10:8] – Horizontal Starting Position (Upper bits) of Character displaying. These bits with Cfg_02h, total 11 bits, | | | | | | | | | |
| | become 2048 steps, with an increment one pixel per step. | | | | | | | | | |

2.10.4.3 Cfg_02h - Character Delay_2 (Default=10h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--|---------|---------|---------|---------|---------|---------|---------|--|--|
| HORD[7] | HORD[6] | HORD[5] | HORD[4] | HORD[3] | HORD[2] | HORD[1] | HORD[0] | | |
| Bit 7-0 HORD[7:0] – Horizontal Starting Position (Lower bits) of Character displaying. This register with Cfg_01h<2:0>, total 11 | | | | | | | | | |

bits, become 2048 steps, with an increment one pixel per step.

2.10.4.4 Cfg_03h - Character Delay_3 (Default=08h)

| _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---|---|----------|----------|----------|----------|----------|----------|----------|--|--|
| | VERTD[7] | VERTD[6] | VERTD[5] | VERTD[4] | VERTD[3] | VERTD[2] | VERTD[1] | VERTD[0] | | |
| | Bit 7-0 VERTD[7:0] – Vertical Starting Position (Lower bits) of Character displaying. This register with Cfg_01h<6:4>, total 11 | | | | | | | | | |
| | bits become 2048 steps, with an increment one line per step for each field. | | | | | | | | | |

2.10.4.5 Cfg_04h - Character Font Size (Default=09h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|--|-----------------|----------|----------|----------|----------|----------|--|--|--|--|
| Reserved | Reserved | Reserved | FontH[1] | FontH[0] | Reserved | FontW[1] | FontW[0] | | | | |
| Bit 7-5 | Reserved. (R/\ | Reserved. (R/W) | | | | | | | | | |
| Bit 4-3 | FontH [1:0] – Font Size (Height) Select. Set 00b for 16 lines, 01b for 18 lines, 10b for 24 lines, 11b for 32 lines. (default is 18 lines) | | | | | | | | | | |
| Bit 2-0 | FontW [1:0] – Font Size (Width) Select. Set 00b for 10 dots, 01b for 12 dots, 10b for 14 dots, 11b for 16 dots. (default is 12 dots) | | | | | | | | | | |

2.10.4.6 Cfg_05h - Char_RAM Base Address (Default=50h)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----------|-----------------------------------|---|------------------------------------|--|--|---------------------------------------|---------------------------|
| | Reserved | CharBA[6] | CharBA[5] | CharBA[4] | CharBA[3] | CharBA[2] | CharBA[1] | CharBA[0] |
| _ | Bit 7 | Reserved. (R/V | V) | | | | | |
| | Bit 6-0 | (one Character address will be | Row include Cha RRRR-RRRX-XX ading off Font nun | r_Index, Char_At XX (The RRRR-I | ttr, Row_Attr; i.e. 3 RRR means the v | e 7 bits become 1 31 column maximu alue of CharBA[6: ngle RAM (this ver | um for each Row) 0]; the X-XXXX is | . The actual the nth Char |

2.10.4.7 Cfg_06h - Character Border / Shadow Control (Default=00h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------|-------------------|---|--------------------|-----------------------|----------------------|----------------------|--------------------|--|--|--|
| BDSEN | CSHD | ES_Only | Reserved | BDSH[1] | BDSH[0] | BDSW[1] | BDSW[0] | | | |
| Bit 7 | BDSEN - Cha | BDSEN – Character Border/Shadow Enable. 1 for enabling Border or Shadow (depends on CSHD setting, the | | | | | | | | |
| | Cfg_06h<6>). | | | | | | | | | |
| Bit 6 | | | | Cfg_06h<7>) is 0, | | hadow displaying | for Character; it | | | |
| | , | | 0 | Shadow, 0 for sele | 0 | | | | | |
| Bit 5 | | | | displayed foregrou | | | est light source), | | | |
| | if set to 1; else | the shadow also | exist on the both | east & south side | of displayed foreg | ground dot. | | | | |
| Bit 4 | Reserved. | | | | | | | | | |
| Bit 3-2 | BDSH [1:0] – 0 | Character Border/ | Shadow Height. S | Set 00b for 1 line, (| 01b for 2 lines, 10 | b for 3 lines, 11b f | or 4 lines. The | | | |
| | BDSH[1:0] valu | ue must <= DCLk | [1:0]; Only 00b (o | ne line height) ava | ailable in current v | ersion. | | | | |
| Bit 1-0 | BDSW [1:0] - 0 | Character Border | Shadow Width. S | set 00b for 1 pixel, | 01b for 2 pixels, 1 | 10b for 3 pixels, 11 | 1b for 4 pixels. | | | |
| | The BDSW[1:0 |)] value must <= (| CHD[2:0]; Only 00 | b (one pixel width) |) available in curre | ent version. | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

2.10.4.8 Cfg_07h – Character Border / Shadow Color & Output Delay (Default=00h)

| 7 | 6 | 5 | Δ | 3 | 2 | 1 | 0 |
|--------------------------------|---|--|---|--|--|--|-------------------|
| BDS_R | BDS G | BDS B | BDS Gray | Reserved | Reserved | Reserved | Reserved |
| Bit 7-4 | BDS_R/G/B/Gr levels, else, sel | ay – Character B lect half the R/G/ | Border (or Shadow) B value (Intensity= half Character Bac |) R/G/B color and ⊧0) of OSD LUT c | Gray level select. | When BDS_Gray | y=1, select 8 gra |
| 2.10.4.9 Cfg | _08h – Cha | racter Heig | ght Control | (Default=2 | 0h) | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHD[2] | CHD[1] | CHD[0] | Reserved | Reserved | Reserved | Reserved | Reserved |
| Bit 7-0 | | aracter height du | plicate, select the | duplicate number | rs of each lines (16 | 3/18/24/32). The (| CHD[2:0] must > |
| Bit 4-0 | 1. Reserved. | | | | | | |
| .10.4.10 | Cfg_09h - | - Blinking | Control (De | fault=0Ah) | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | Reserved | Reserved | BCLK[1] | BCLK[0] | Duty[1] | Duty[0] |
| Bit 1-0 | Duty[1:0] – For 00b for Global 01b for 25% Ba 10b for 50% Ba | | nking duty cycle, S Background, 100 OSD. OSD. | | | | |
| .10.4.11 | Cfg_0Ah | – Bit_Map | Window Siz | ze: Width/H | leight Uppe | r Bits (Defa | ault=00h) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | BMH[10] | BMH[9] | BMH[8] | Reserved | BMW[10] | BMW[9] | BMW[8] |
| Bit 7, 3 Bit 6-4 Bit 2-0 | User must be c BMW[10:8] – B | it Map Window H careful of the OSI it Map Window V | eight Upper bits (c D RAM size limitati Vidth Upper bits (o D RAM size limitati | on. nly available in B | , | 0- | _ |
| .10.4.12 | Cfg_0Bh | – Bit_Map | Window Siz | ze: Width (I | Default=80h | 1) | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BMW[7] | BMW[6] | BMW[5] | BMW[4] | BMW[3] | BMW[2] | BMW[1] | BMW[0] |
| Bit 7-0 | BMW[7:0] – Bit Cfg_0Ah<2:0> Bit2PP (Cfg_00 each step is 8 o | Map Window Wi and become 11 I Dh<5>) setting. W dots. User must b | idth Lower bits (on bits, i.e., 2047 step /hen Bit2PP=0 (i.e be careful of the O Window Siz | ly available in Bit os (value 000h is ., 4 bits/pixel), ea SD RAM size limi | _Map mode This r not valid), each st ich step is 4 dots. itation. | ep is 4 or 8 dots o When Bit2PP=1 (| depends on |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BMH[7] | BMH[6] | BMH[5] | BMH[4] | BMH[3] | BMH[2] | BMH[1] | BMH[0] |
| Bit 7-0 | Cfg_0Ah<6:4> | and become 11 I | ight Lower bits (or bits, i.e. 2048 heig D RAM size limitati | ht step: all 0 for 2 | | | |

2.10.4.14 Cfg_0Dh – Bit_Map Dot Enlarge (Default=11h)

| - | - J | | J | | | | |
|--|--|--|---|--|---|---|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BMBigH[3] | BMBigH[2] | BMBigH[1] | BMBigH[0] | BMBigW[3] | BMBigW[2] | BMBigW[1] | BMBigW[0] |
| Bit 7-4 | | | | | | Set 0000b for 1 lin | e per dot, 0001b |
| Bit 3-0 | | | nes,, 1111b for Horizontal Enlard | | | e). Set 0000b for 1 | pixel per dot |
| Diroo | | | | | | 1111b for 30 pixe | |
| | | | | | | _ | |
| 2.10.4.15 | Cfg_0Eh | – OSD Col | or LUT RAN | I Data Por | t (No Defau | llt) | |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LUT_D[7] Bit 7-0 | LUT_D[6] | LUT_D[5] | LUT_D[4] | LUT_D[3] | LUT_D[2] | LUT_D[1] | LUT_D[0] |
| Віі 7-0 | | | be increased aut | | LUT KAIVI. AITEI E | ach Read or Write | access to LUT |
| Note: | Whenever the | Configuration Ind | ex is programmed | from other index | | e OSD Color LUT | |
| | | | | | | ds, whenever the e pointer always k | |
| Note: Th | e order to fill LU | FRAM is: | | | | e pointer always k | opt at 0. |
| | 1. LUT[0]_Gree | en/Blue | | | | | |
| | 2. LUT[0]_0000 3. LUT[1]_Gree | | | | | | |
| | 4. LUT[1]_0000 |)b/Red | | | | | |
| | 5. LUT[0]_Gree 6 | en/Blue | | | | | |
| | 31. LUT[15]_G | reen/Blue | | | | | |
| | 32. LUT[15]_00 | | | | | | |
| | 33. LUT[0]_Gre 34. LUT[0]_000 | | wrap to beginning | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| 2.10.4.16 | Cfg_0Fh · | - OSD Col | or LUT RAM | I Data Port | t (No Defau | lt) | |
| | | - OSD Cole | or LUT RAN | I Data Port | | lt) | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 7 Reserved | 6 Reserved | | A Reserved | | | 1 | 0 eAccess[1:0] |
| 7 | 6 Reserved Reserved. | 5 Reserved | 4 Reserved | 3 Reserved | 2 | 1 CRAM_Byt | - |
| 7 Reserved Bit 7-2 | 6 Reserved Reserved. When CRAM_F | 5 Reserved ByteAccess[1:0] = | 4 Reserved = 0X: Word (2-byte | 3 Reserved es) R/W; 10: Low | 2 Reserved byte only; 11: Hig | 1 CRAM_Byt | eAccess[1:0] |
| 7 Reserved Bit 7-2 | 6 Reserved Reserved. When CRAM_F | 5 Reserved ByteAccess[1:0] = | 4 Reserved = 0X: Word (2-byte | 3 Reserved es) R/W; 10: Low | 2 Reserved byte only; 11: Hig | 1 CRAM_Byt | eAccess[1:0] |
| 7 Reserved Bit 7-2 Bit 1-0 | 6 Reserved Reserved. When CRAM_F | 5 Reserved ByteAccess[1:0] = | 4 Reserved = 0X: Word (2-byte | 3 Reserved es) R/W; 10: Low | 2 Reserved byte only; 11: Hig | 1 CRAM_Byt | eAccess[1:0] |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 | 6 Reserved Reserved. When CRAM_F Cfg_10h - 6 | 5 Reserved ByteAccess[1:0] = • Window_1 5 | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 | 3 Reserved es) R/W; 10: Low racter Row | 2 Reserved byte only; 11: Hig Number (I | 1 CRAM_Byt gh byte only Default=00h | eAccess[1:0] |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN | 6 Reserved When CRAM_F Cfg_10h - 6 W1_INT | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] | 4 Reserved = 0X: Word (2-bytr 1 Start Cha 4 W1RS[4] | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] | eAccess[1:0] |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 | 6 Reserved. When CRAM_F Cfg_10h - 6 W1_INT W1EN – Windo | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] ow_1 Enable. 1 fc | 4 <u>Reserved</u> = 0X: Word (2-byte 1 Start Cha <u>4</u> <u>W1RS[4]</u> or enabled, 0 for d | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] | 1 CRAM_Byt gh byte only Default=00h | eAccess[1:0]) 0 W1RS[0] |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 <u>V1EN</u> Bit 7 Bit 6 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN – Windc always disabler W1_INT – Windc | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] bw_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, | 2 Reserved byte only; 11: Hig / Number (I 2 <u>W1RS[2]</u> 1 only can be en 0 for low intensity | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte | eAccess[1:0]) 0 W1RS[0] r mode, i.e. it is |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windo always disable W1_INT - Windo W1S[5:0] / BN | 5 Reserved ByteAccess[1:0] = • Window_ • WinS[5] w_1 Enable. 1 fo d in Bit_Map moo dow_1 Intensity. MP_StartA[5:0] – | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in characte | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window, h intensity color, er mode, these bi | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind | 1 CRAM_Byt gh byte only Default=001 1 W1RS[1] abled in Characte r color. dow_1 Start @ nth | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 <u>V1EN</u> Bit 7 Bit 6 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windc always disabled W1_INT - Windc always disabled W1_RS[5:0] / BN be careful of C | 5 Reserved ByteAccess[1:0] = • Window 5 W1RS[5] w_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in characte | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, er mode, these bi rogrammable Ch | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 <u>V1EN</u> Bit 7 Bit 6 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windc always disabled W1_INT - Windc always disabled W1_RS[5:0] / BN be careful of C | 5 Reserved ByteAccess[1:0] = • Window 5 W1RS[5] w_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d fe. 1 for selecting hig When in character aber vary due to p | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, er mode, these bi rogrammable Ch | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind | 1 CRAM_Byt gh byte only Default=001 1 W1RS[1] abled in Characte r color. dow_1 Start @ nth | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 <u>V1EN</u> Bit 7 Bit 6 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windc always disable W1_INT - Windc ulways disable W1_INT - Windc always disable W1_S[5:0] / BN be careful of C these bits defin | 5 Reserved ByteAccess[1:0] = • Window_ • WinS[5] w_1 Enable. 1 for d in Bit_Map mood dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit for | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, or mode, these bi rogrammable Ch arting address. | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind ar_RAM base add | 1 CRAM_Byt gh byte only Default=001 1 W1RS[1] abled in Characte r color. dow_1 Start @ nth | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 6 Bit 5-0 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windc always disable W1_INT - Windc ulways disable W1_INT - Windc always disable W1_S[5:0] / BN be careful of C these bits defin | 5 Reserved ByteAccess[1:0] = • Window_ • WinS[5] w_1 Enable. 1 for d in Bit_Map mood dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit for | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, or mode, these bi rogrammable Ch arting address. | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind ar_RAM base add | 1 gh byte only Default=001 1 W1RS[1] abled in Characte r color. dow_1 Start @ nth dress). When in Bi | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 6 Bit 5-0 2.10.4.18 7 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN - Windc always disable W1_INT - Windc ulways disable W1_INT - Windc always disable W1_S[5:0] / BN be careful of C these bits defin | 5 Reserved ByteAccess[1:0] = • Window_ • WinS[5] w_1 Enable. 1 for d in Bit_Map mood dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit for | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, or mode, these bi rogrammable Ch arting address. | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Wind ar_RAM base add | 1 gh byte only Default=001 1 W1RS[1] abled in Characte r color. dow_1 Start @ nth dress). When in Bi | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 7 Bit 6 Bit 5-0 2.10.4.18 7 W1SEN | 6 Reserved When CRAM_F Cfg_10h - 6 W1_INT W1EN – Windc always disabled W1_INT – Windc always disabled W1_INT – Windc always disabled W1S_Gray | 5 Reserved ByteAccess[1:0] = • Window • WinS[5] bw_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit for • Window 5 W1RE[5] | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for di de. 1 for selecting hig When in character ber vary due to p mapped image sta 1 End Char 4 W1RE[4] | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, or mode, these bi rogrammable Ch arting address. acter Row 3 W1RE[3] | 2 Reserved byte only; 11: Hig Number (I 2 W1RS[2] _1 only can be en 0 for low intensity ts defined as Wind ar_RAM base add Number (D 2 W1RE[2] | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte color. dow_1 Start @ nth dress). When in Bi pefault=00h) 1 W1RE[1] | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, 0 W1RE[0] |
| 7 Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 6 Bit 5-0 2.10.4.18 7 | 6 Reserved. When CRAM_F Cfg_10h - 6 W1_INT W1EN – Windc always disabled W1_INT – Windc always disabled W1_INT – Windc always disabled W1S_0 / BP be careful of Cl these bits define Cfg_11h - 6 W1S_Gray W1SEN – Windc | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] bw_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit for • Window_ 5 W1RE[5] dow_1 Shadow fu | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta 1 End Char 4 W1RE[4] unction enabling. | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window, h intensity color, rroode, these bir roogrammable Cha arting address. acter Row 3 W1RE[3] I for enabled, 0 for | 2 Reserved byte only; 11: Hig Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Win- ar_RAM base add Number (D 2 W1RE[2] or disabled. If Hal | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte color. dow_1 Start @ nth dress). When in Bit Default=00h) 1 W1RE[1] Tone=1, the color | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, 0 W1RE[0] |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 7 Bit 6 Bit 5-0 2.10.4.18 7 W1SEN | 6 Reserved. When CRAM_F Cfg_10h - 6 W1_INT W1EN – Windc always disabled W1_INT – Windc be careful of Cl these bits defin Cfg_11h - 6 W1S_Gray W1SEN – Windc Shadow is alway | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] bw_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num te the LSB of Bit • Window_ 5 W1RE[5] dow_1 Shadow ft ays the half R/G/B | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta 1 End Char 4 W1RE[4] unction enabling. | 3 Reserved es) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window, h intensity color, r mode, these bi rogrammable Ch arting address. acter Row 3 W1RE[3] I for enabled, 0 fo bund; otherwise, 0 | 2 Reserved byte only; 11: Hig / Number (I 2 W1RS[2] 1 only can be en 0 for low intensity ts defined as Win- ar_RAM base ado Number (D 2 W1RE[2] or disabled. If Hal color will be the p | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte color. dow_1 Start @ nth dress). When in Bit Default=00h) 1 W1RE[1] Tone=1, the color | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, 0 W1RE[0] |
| 7 Reserved Bit 7-2 Bit 1-0 2.10.4.17 7 W1EN Bit 7 Bit 6 Bit 5-0 2.10.4.18 7 W1SEN Bit 7 | 6 Reserved. When CRAM_E Cfg_10h - 6 W1_INT W1EN – Windc always disabled W1_INT – Windc always disabled W1S_ISI) / BP be careful of Cl these bits defin Cfg_11h - 6 W1S_Gray W1SEN – Windc Shadow is alwa W1S_Gray – Windc Shadow is alwa | 5 Reserved ByteAccess[1:0] = • Window_ 5 W1RS[5] bw_1 Enable. 1 fc d in Bit_Map moc dow_1 Intensity. MP_StartA[5:0] – haracter row num e the LSB of Bit • Window_ 5 W1RE[5] dow_1 Shadow fu ays the half R/G/ /indow_1 Gray le MP_StartA[11:6] | 4 Reserved = 0X: Word (2-byte 1 Start Cha 4 W1RS[4] or enabled, 0 for d de. 1 for selecting hig When in character aber vary due to p mapped image sta 1 End Char 4 W1RE[4] unction enabling 3 value of backgrovel vel select. Refer t – When in character | 3 Reserved as) R/W; 10: Low racter Row 3 W1RS[3] isabled. Window h intensity color, r mode, these bi rogrammable Charting address. acter Row 3 W1RE[3] for enabled, 0 fo bund; otherwise, o W1S_R/G/B setter mode, these | 2 Reserved byte only; 11: Hig VNumber (I VNUMber (I VNURS[2] 1 only can be en 0 for low intensity ts defined as Winar_RAM base add Number (D 2 W1RE[2] or disabled. If Hal color will be the p etting for detail. bits defined as W | 1 CRAM_Byt gh byte only Default=00h 1 W1RS[1] abled in Characte color. dow_1 Start @ ntl dress). When in Bi refault=00h 1 W1RE[1] fTone=1, the color re-defined | eAccess[1:0] 0 W1RS[0] r mode, i.e. it is n Row (User must t_Map mode, 0 W1RE[0] r of Window th Row(User must |

these bits define the MSB of Bit mapped image starting address.

| T100A Advanced Information-Confidential | P/N-T100A-Rev02 |
|---|-----------------|
|---|-----------------|

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|--|--|---|---|--|---|--|
| W1_R | W1_G | W1_B | W1CS[4] | W1CS[3] | W1CS[2] | W1CS[1] | W1CS[0] |
| Bit 7-5 | | /indow_1 R/G/B co | | | | | |
| Bit 4-0 | W1CS[4:0] – W | /indow_1 Start @ | nth Column, ava | ailable value of n is | s 29d~0. (n>29d is | reserved) | |
| 10.4.20 | Cfa 13h · | Window 1 | End Char | acter Colun | nn Number | (Default=0 | 0h) |
| | - J | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W1S_R | W1S_G | W1S_B | W1CE[4] | W1CE[3] | W1CE[2] | W1CE[1] | W1CE[0] |
| Bit 7-5 Bit 4-0 | be used to sele R/G/B value (Ir | ect another 8-level ntensity=0) selection | gray (000b black on in last phase (| . During display sh c ~ 111b light Gray if W1S_Gray=0). ilable value of n is | /) for OSD LUT (if | W1S_Gray=1) or | |
| 10.4.21 | Cfg_14h · | Window_1 | Shadow S | Size (Defaul | t=00h) | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W1SH[3] | W1SH[2] | W1SH[1] | W1SH[0] | W1SW[3] | W1SW[2] | W1SW[1] | W1SW[0] |
| Bit 7-4 Bit 3-0 | | | Height. The Sha | dow height = W1S dow Width = W1S | SH[3:0] * 2 (- 0/1) | | |
| 7 | 6 | 5 | 4 | Address -1 | 2 | 1 | 0 |
| 7 C2BP_BA[7] Bit 7-0 | 6 C2BP_BA[6] 2BP Character | 5 C2BP_BA[5] s Base Address L | 4 C2BP_BA[4] SB. | Address -1 3 C2BP_BA[3] Address -2 | 2 C2BP_BA[2] | 1 C2BP_BA[1] | 0 C2BP_BA[0] |
| 7 C2BP_BA[7] Bit 7-0 | 6 C2BP_BA[6] 2BP Character | 5 C2BP_BA[5] s Base Address L | 4 C2BP_BA[4] SB. | 3 C2BP_BA[3] | 2 C2BP_BA[2] | 1 C2BP_BA[1] | |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh | 5 C2BP_BA[5] s Base Address L – Char2BP | 4 C2BP_BA[4] SB. | 3 C2BP_BA[3] Address -2 | 2 C2BP_BA[2] | 1 C2BP_BA[1] | C2BP_BA[0] |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 7 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved | 5 C2BP_BA[5] s Base Address L - Char2BP 5 | 4 C2BP_BA[4] SB. Font Base 4 Reserved | 3 C2BP_BA[3] Address -2 3 | 2 C2BP_BA[2] 2 (Default=0 2 | 1 C2BP_BA[1] 8h) 1 | C2BP_BA[0] 0 |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 7 Reserved Bit 7-0 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address W | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. | 3 C2BP_BA[3] Address -2 3 | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] | 1 C2BP_BA[1] 8h) 1 | C2BP_BA[0] 0 |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 7 Reserved Bit 7-0 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character | 5 C2BP_BA[5] s Base Address L – Char2BP 5 Reserved s Base Address M – Alpha Ble | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] | 1 C2BP_BA[1] 8h) 1 | C2BP_BA[0] 0 |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 7 Reserved Bit 7-0 10.4.24 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character Cfg_1Ch | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address W | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] htrol (Defau | 2 C2BP_BA[2] ? (Default=0 2 C2BP_BA[10] It=00h) | 1 C2BP_BA[1] 8h) 1 | C2BP_BA[0] 0 C2BP_BA[8] |
| C2BP_BA[7] Bit 7-0 .10.4.23 7 Reserved Bit 7-0 .10.4.24 7 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character Cfg_1Ch 6 Reserved FG_NoAB – O: the current disg alpha blended Reserved. (R/V AB_Set[3:0] – / If set 0000b, al If set 0000b, bl | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address M - Alpha Ble 5 Reserved SD Character Ford SD Charac | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. ending Con 4 Reserved eGround portion to n Character forego source. rcentage (n/16). sabled (0/16 * Or Driginal Video So | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] htrol (Defaul 3 | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] 1 1 2 AB_Set[2] be blended if set hadow or backgrown ce + 16/16 * OSD of D display; | 1 C2BP_BA[1] 8h) 1 C2BP_BA[9] 1 C2BP_BA[9] to one. Default is und or in OSD with | C2BP_BA[0] 0 C2BP_BA[8] 0 AB_Set[0] 0 as no matte |
| 7 C2BP_BA[7] Bit 7-0 .10.4.23 7 Reserved Bit 7-0 .10.4.24 7 FG_NoAB Bit 7 Bit 7 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character Cfg_1Ch 6 Reserved FG_NoAB – O the current disp alpha blended Reserved. (R/V AB_Set[3:0] – A If set 0000b, al If set 0000b, bl If set N, blendir | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address M - Alpha Ble 5 Reserved SD Character Ford SD Charac | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. ending Con 4 Reserved Ground portion of n Character forego o source. rcentage (n/16). sabled (0/16 * Or Original Video Source | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] Atrol (Defaultion 3 AB_Set[3] will be exclusive to pround or border/st iginal Video Source urce + 15/16 * OS | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] 1 1 2 AB_Set[2] be blended if set hadow or backgrown ce + 16/16 * OSD of D display; | 1 C2BP_BA[1] 8h) 1 C2BP_BA[9] 1 C2BP_BA[9] to one. Default is und or in OSD with | C2BP_BA[0] 0 C2BP_BA[8] 0 AB_Set[0] 0 as no matte |
| 7 Bit 7-0 10.4.23 7 Reserved Bit 7-0 10.4.24 7 FG_NoAB Bit 7 Bit 6-4 Bit 3-0 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character Cfg_1Ch 6 Reserved FG_NoAB – O the current disp alpha blended Reserved. (R/V AB_Set[3:0] – A If set 0000b, al If set 0000b, bl If set N, blendir | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address M - Alpha Ble 5 SD Character Fore blayed pixels are in with original Video V) Alpha Blending pe pha blending is dis ending as N/16 * Origin | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. ending Con 4 Reserved Ground portion of n Character forego o source. rcentage (n/16). sabled (0/16 * Or Original Video Source | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] Atrol (Defaultion 3 AB_Set[3] will be exclusive to pround or border/st iginal Video Source urce + 15/16 * OS | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] 1 1 2 AB_Set[2] be blended if set hadow or backgrown ce + 16/16 * OSD of D display; | 1 C2BP_BA[1] 8h) 1 C2BP_BA[9] 1 C2BP_BA[9] to one. Default is und or in OSD with | C2BP_BA[0] 0 C2BP_BA[8] 0 AB_Set[0] 0 as no matte |
| 7 C2BP_BA[7] Bit 7-0 10.4.23 7 Reserved Bit 7-0 10.4.24 7 FG_NoAB Bit 7 Bit 6-4 Bit 3-0 10.4.25 | 6 C2BP_BA[6] 2BP Character Cfg_1Bh 6 Reserved 2BP Character Cfg_1Ch 6 Reserved FG_NoAB – O the current disp alpha blended Reserved. (R/V AB_Set[3:0] – J If set 0000b, al If set 0001b, bl If set N, blendir Cfg_1Dh | 5 C2BP_BA[5] s Base Address L - Char2BP 5 Reserved s Base Address M - Alpha Ble 5 Reserved 5D Character Fore blayed pixels are in with original Video V) Alpha Blending pe pha blending is dise ending as 1/16 * Origin - Revision | 4 C2BP_BA[4] SB. Font Base 4 Reserved ISB. ending Con 4 Reserved eGround portion of the Character forego o source. rccentage (n/16). sabled (0/16 * Or Driginal Video Source ID | 3 C2BP_BA[3] Address -2 3 C2BP_BA[11] atrol (Defaultion 3 AB_Set[3] will be exclusive to ground or border/st iginal Video Source urce + 15/16 * OSI + (16-N)/16 * OSI | 2 C2BP_BA[2] 2 (Default=0 2 C2BP_BA[10] 1t=00h) 2 AB_Set[2] b be blended if set hadow or backgro 2 AB_Set[2] b be blended if set hadow or backgro 2 C2BP_BA[10] 2 C2BP_BA[10 | 1 C2BP_BA[1] 8h) 1 C2BP_BA[9] to one. Default is und or in OSD with display); | C2BP_BA[0] 0 C2BP_BA[8] 0 AB_Set[0] 0 as no matte ndow, all will b |

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------------|---|-----------------|-------------------|--------------|----------------|--------------|
| Reserved | CharEA[6] | CharEA[5] | CharEA[4] | CharEA[3] | CharEA[2] | CharEA[1] | CharEA[0] |
| Bit 7 | Reserved. (R/ | W) | | | | | |
| Bit 6-0 | 128 steps, ead | Programmable Ch ch step is 64 bytes. EA[6:0]; the X-XXX | The actual stop | address will be F | RRR-RRRX-XXX | X (The RRŔR-RF | RR means the |

2.10.5 Functional Description

and < CharEA.

2.10.5.1 Host Access OSD RAM

2.10.5.1.1 Writing Data

The OSD RAM size is 3Kx16, i.e., 3K word with each word is 2 bytes. The host interface is 8-bit data width, so whenever the host writes 2 times (one for data low byte, the other for data high byte) then it becomes one write with 16-bit data to OSD RAM. Two methods to read/write OSD RAM data:

1. The original one (for all version)

The ORAM_DL (OSD module base address + 04h) port is a temporary data port for latching lower byte of OSD RAM writing data when the host want to program Font or Character, Attribute, BMP values.

The RAM Data Write Strobe is the Host Write to ORAM_DH (OSD module base address + 05h). Each time the host write to ORAM_DH port, it becomes a RAM write strobe with current 8 bits data and latched ORAM_DL data, total 16 bits, to OSD RAM.

2. The Burst method (for Revision number >= 02h)

The ORAM_DL (OSD module base address + 04h) port when writing in the $1^{st}/3^{rd}/5^{th}/7^{th}$..times, it will latch lower byte of OSD RAM writing data when the host want to program Font or Character, Attribute, BMP values; and when writing $2^{nd}/4^{th}/6^{th}/8^{th}$... times, it will use this 8bits data as high byte and write both two bytes to OSD RAM.


2.10.5.1.2 Reading Data


Whenever the host access the OSD RAM, the lower byte of current OSD RAM accessing data (the current RAM address pointer may be the host programmed pointer in ORAM_AL (OSD module base address + 02h) / ORAM_AH (OSD module base address + 03h) during non OSD display or the current OSD display information during OSD displaying period.

The OSD RAM pointer will not be increased when the host read ORAM_DL port, but it will be increased after access ORAM_DH port.

2.10.5.1.3 Access Address

The OSD RAM access pointer is programmed by the host write access to ORAM_AL and ORAM_AH ports. The OSD RAM size is 3Kx16, so the pointer is required to cover 3K words, i.e., 12 address lines => A[11:0]. When the host read these ORAM_AL/ORAM_AH ports, the pointer value reflects the current OSD RAM accessing pointer.






2.10.5.4 Character Mode Color Layer

- Layer_1: Character Foreground Color. This is the Top layer.
- Layer_2: Character Border/Shadow Color. (Gray, Non-HalfTone Half-color)
- Layer_3: Window Color. Layer_4: Window Shadow Color (Non-HalfTone).
- Layer_5: Character Background Color.
- Layer_6: Original Background Color (+ HalfTone Window Shadow). This is the bottom layer.

2.10.5.5 Halt Tone Display

The Halftone feature is automatically applied to the shadow area (both the Character Shadow and Window Shadow), if its shadow RGB color (the BDS_RGB or W1S_RGB settings) is set as 000b and its Gray control (the BDS_Gray or W1S_Gray settings) is set as 0. Then the displayed color will be the half of the RGB color of next lower layer.

2.10.5.6 Character Border /Shadow Consideration



2.10.5.7 Programming Examples

2.10.5.7.1 Configuring OSD Function

To access OSD configuration registers, write register index to port A0h, and read/write data from port A1h. For example, set :

| IOW | A0h, 1Dh | ; point to Cfg_1Dh (revision ID register). |
|-----|----------|--|
| IOR | A1h; | ; get Revision ID. |
| IOW | A0h, 06h | ; point to Cfg_06h (Character Border / Shadow register). |
| IOW | A1h, C4; | ; Set Shadow height 2 lines, width 1 line. |

2.10.5.7.2 Fill LUT RAM

LUT RAM size is 16 (address) x 12 (width). For example, need to fill LUT RAM as: LUT_RAM[0] = 123h, LUT_RAM[1]=F5Ah, ...LUT_RAM[15]=EF0h

| IOW | A0h, 0Eh | ; point to Cfg_0Eh (LUT RAM Data port), this will let LUT RAM be ; access-able and pointer starts from 0h of LUT RAM. |
|-----|--------------|--|
| IOW | A1h, 23h; | ; fill Green = 0010b and Blue = 0011h in LUT_RAM[0]. |
| IOW | A1h, 01h; | ; fill Red = 0001b in LUT_RAM[0]. |
| | | ; after this write, h/w will increase LUT RAM address to 1 automatically |
| IOW | A1h, 5Ah; | ; fill Green = 0101b and Blue = 1010h in LUT_RAM[1]. |
| IOW | A1h, 0Fh; | ; fill Red = 1111b in LUT_RAM[1]. |
| | | ; after this write, h/w will increase LUT RAM address to 2 automatically |
| | | |
| IOW | A1h, F0h; | ; fill Green = 1111b and Blue = 0000h in LUT_RAM[15]. |
| IOW | A1h, 0Eh; | ; fill Red = 1110b in LUT_RAM[15]. |
| | | ; after this write, h/w will increase LUT RAM address to 0 automatically |
| IOW | A0h, non-0Eh | ; Disable LUT RAM programming. |

2.10.5.7.3 Load Fonts to OSD RAM

OSD RAM size is 3K (address: 000h ~ BFFh) x 16 (width). Fonts storing starts from address 000h. For example, loading some fonts to OSD RAM as: Font[0] is a space (all zero), Font[1] is a character 2 with box, Font[14] is a graphic,...

| 0113 | a space (a | ali zelo), i oliti i lis a | character 2 with box, 1 onit 14 is a graphic, |
|------|------------|----------------------------|---|
| | IOW | A2h, 00h | ; set OSD RAM starting access address low byte. (bit [7:0] as A[7:0]) |
| | IOW | A3h, 00h; | ; set OSD RAM starting access address high byte. (bit [3:0] as A[11:8]) ; then the OSD RAM address pointer is set to 000h. |
| | IOW | A4h, 00h; | ; low byte of first row of Font[0]. |
| | IOW | A4h, 00h; | ; high byte of first row of Font[0], after this write, h/w will increase OSD ;RAM address to 1 automatically |
| | IOW | A4h, 00h; | ; low byte of 2 nd row of Font[0]. |
| | IOW | A4h, 00h; | ; high byte of 2 nd row of Font[0], after this write, h/w will increase OSD ;RAM address to 2 automatically |
| | (| for example, program | mmed font size is 18 (height) x 12 (width) |
| | IOW | A4h, 00h; | ; low byte of 18 th (last) row of Font[0]. |
| | IOW | A4h, 00h; | ; high byte of 18 th row of Font[0], after this write, h/w will increase OSD ;RAM address to 012h automatically |
| | IOW | A4h, F0h; | ; low byte of first row of Font[0]. (since font width is 12, the low bye bit[3:0] ; is no use) |
| | IOW | A4h, FFh; | ; high byte of first row of Font[0], after this write, h/w will increase OSD ;RAM address to 013h automatically |
| | IOW | A2h, 68h | ; set OSD RAM starting access address low byte. (bit [7:0] as A[7:0]) |
| | IOW | A3h, 01h; | ; set OSD RAM starting access address high byte. (bit [1:0] as A[1:0]) |
| | 1000 | A31, 011, | ; then the OSD RAM address pointer is set to 168h = 14d * 18d. |
| | IOW | A4h, 40h; | ; low byte of first row of Font[14]. |
| | IOW | A4h, A3h; | ; high byte of first row of Font[14], |
| | | | |

2.10.5.7.4 Assign Characters and its color to OSD RAM

Just like the way to load Fonts.

2.11 TCON

2.11.1 LCD Panel Pin Assignment

In this section, we illustrate those pins connected to AU 7" TFT-LCD panel module in a T100A video system.





Table 2-2 T100A Rotation Control and LCD Panel Scanning Direction

2.11.2 TCON Timing


T100A is designed for analog LCD panel. Each 24-bit color pixel must be converted into analog voltage via built-in triple DACs. The table 2-1 shows a typical setting for AU 7" panel with 10-Mhz operation clock.

| | ICON Regis | Co = 1BH, Co = 03, CA = 03H |
|-----------|------------|-----------------------------|
| Reg | Reg value | Operation |
| 0x20 | 0x21 | Line-inverted Control |
| 0x21 | 0x79 | Polarity Control |
| 0x23,0x22 | 0x022D | Placement of OEH |
| 0x24 | 0x0C | Duration of OEH |
| 0x26,0x25 | 0x024B | Placement of POL |
| 0x28,0x27 | 0x021C | Placement of GCLK |
| 0x2A,0x29 | 0x0029 | Duration of GCLK |
| 0x2B | 0x01 | Placement of STH |
| 0x30 | 0x01 | Enable Placement of STV |
| 0x32,0x31 | 0x01FB | Placement of GOE |
| 0x34,0x33 | 0x0037 | Duration of GOE |
| 0x35 | 0x06 | Placement of STV |

Table 2-3 T100A TCON Register Set (C8 =1Bh, C9=03, CA=03h)



The waveforms shown below illustrate TCON location counting. Each TCON signal's placement and duration are allowed to program as alike as analog LCD panels require. On the figure 2-2, the pulse placement starts counting at the leading edge of DE. After placement counter meets the value we give to {P1_27h,P1_28h}, the duration counter starts to count until the duration meets {P1_29h,P1_2Ah}. All of location counting use LLCK as counter clock.



3 Register Description

Serial Bus Register Set Page 0

3.1 ADC Register Set

3.1.1 ADC Channel 0 Current Register

| Bit | Access | Symbol | | De | scriptio |
|-----|-------------------------|------------|------------------|----------------------|----------|
| | ss Offset: It Value: | 00h 00h | Access: Size: | Read/Write 8 bits | |
| | | | | | |

| ы | ALLESS | Symbol | Description |
|-------|--------|----------|--------------------------------|
| [7:0] | R/W | RESERVED | |
| [3:0] | R/W | IR | ADC channel 0 current strength |

3.1.2 ADC Channel 1 Current Register

Address Offset: 01h Default Value: 00h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|--------------------------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | IG | ADC channel 1 current strength |

3.1.3 ADC Channel 2 Current Register

| | ss Offset: It Value: | 02h 00h | Access: Size: | Read/Write 8 bits |
|-----|-------------------------|------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |

| [7:4] | R/W | RESERVED | |
|-------|-----|----------|--------------------------------|
| [3:0] | R/W | IB | ADC channel 2 current strength |

3.1.4 ADC Clamping Pulse Placement and Duration

| Address Offset: | 04h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

| Bit | Access | Symbol | Description |
|-------|--------|----------|--------------------------|
| [7:5] | R/W | STIPCLPL | Clamping pulse placement |
| [4:0] | R/W | STIPCLDU | Clamping pulse duration |

3.1.5 ADC Channel 0 Static Gain

Address Offset: 07h Default Value: 00h

00h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|--------|--|
| [7:0] | R/W | ADCRSG | This register can set a fixed gain for ADC channel 0 when static gain control is enabled |

3.1.6 ADC Channel 1 Static Gain

| Default Value: | 00h Symbol | Size: | 8 bits Description |
|-----------------|---------------|---------|--------------------|
| Address Offset: | | Access: | Read/Write |

| — | | | | | | |
|---|--|-------------------------------|--|------------------------------------|--|---|
| [7: | 0] R | R/W | ADCGSG | This register | | gain for ADC channel 1 when static gai ntrol is enabled |
| 1.7 | AD | C Cha | nnel 2 Static G | ain | | |
| | dress Of | | 09h | Access:Re | | |
| Dei | fault Val | lue: | 00h | Size: | 8 bits | |
| В | | cess | Symbol | | | Description |
| [7: | 0] R | R/W | ADCBSG | This register | | gain for ADC channel 2 when static gai ntrol is enabled |
| 1.8 | AD | | R Channel Offs | et | | |
| | dress Of fault Val | | 0Ah 80h | Access: Read/Write Size: 8 bits | | |
| В | it Ac | cess | Symbol | | | Description |
| [7: | 2] R | R/W | ADC_ROFF | | ADC Chanr | nel 0 DC Offset Control |
| [1: | 0] F | R/W | RESERVED | | | |
| 1.9 | AD | CAY | Channel Offset | | | |
| | dress Of fault Val | | 0Bh 80h | Access: Size: | Read/Write 8 bits | |
| В | it Ac | cess | Symbol | | | Description |
| | | | - | | | |
| [7: | 21 F | R/W | ADC GOFF | | ADC Chanr | nel 1 DC Offset Control |
| [7: [1: 1.10 | 0] F AD | | ADC_GOFF RESERVED | et Configura | tion Registe | nel 1 DC Offset Control |
| [1: 1.10 Add Def | 0] R AD dress Of fault Val | R/W CACE ffset: lue: | RESERVED 3 Channel Offs 0Ch 80h | et Configura Access: Size: | tion Registe Read/Write 8 bits | er |
| [1: 1.10 Add Def | 0] F AD dress Of fault Val it Ac | C ACE | RESERVED 3 Channel Offse 0Ch 80h Symbol | Access: | tion Registe Read/Write 8 bits | er Description |
| [1: 1.10 Add Def [7: | 0] R AD dress Of fault Val it Ac 2] R | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF | Access: | tion Registe Read/Write 8 bits | er |
| [1: 1.10 Add Def [7: [1: 1.11 Add | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 1000000000000000000000000000000000000 | Access: Size: | tion Registe Read/Write 8 bits | er Description |
| [1: Add Def [7: [1: 1.11 Add Def | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 1000 1000 2001 | Access: Size: | tion Registe Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control |
| [1: 1.10 Add Def [7: [1: 1.11 Add | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 1000000000000000000000000000000000000 | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control Description amping mode |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control Description amping mode Type |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control Description amping mode |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control Description amping mode Type Fixed window |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits | er Description nel 2 DC Offset Control Description amping mode Type Fixed window Locked Window |
| [1: Add Def [7: [1: 1.11 Add Def [7: | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val it Ac 6] F | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 10 Change 10 Change 1 | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits I Cl Aode 0 1 2 3 | er Description hel 2 DC Offset Control Description amping mode Type Fixed window Locked Window Reserved Reserved |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def B | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val it Ac 6] F | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h Symbol | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits I Cl Aode 0 1 2 3 1 2 3 | er Description nel 2 DC Offset Control Description amping mode Type Fixed window Locked Window Reserved |
| [1: 1.10 Add Def [7: [1: 1.11 Add Def [7: [5: [5: [5: [5: [5: [5: [5: [5 | 0] F AD dress Of fault Val it Ac 2] F 0] F AD dress Of fault Val it Ac 6] F | C ACE | RESERVED 3 Channel Offso 0Ch 80h Symbol ADC_BOFF RESERVED 0Dh 20h CLPMD DCEN | Access: Size: | tion Register Read/Write 8 bits ADC Chann Register Read/Write 8 bits I Cl Aode 0 1 2 3 1 2 3 | er Description Del 2 DC Offset Control Description amping mode Type Fixed window Locked Window Reserved Reserved Clamping Enable |

| [1] | R/W | DC_CALEN | DC | Calibration Enable |
|-----|-----|----------|------|--------------------|
| [0] | R/W | DC_CALMD | D | C Calibration Mode |
| | | | Mode | Туре |
| | | | 0 | minimum |
| | | | 1 | average |
| | | | | |

3.1.12 ADC Test Register

| | ess Offset: ult Value: | 0Eh 00h | Access: Size: | Read/Write 8 bits | | |
|-------|---------------------------|------------|------------------|-----------------------|------------------------------|----|
| Bit | Access | Symbol | | Des | cription | |
| [7:0] | R/W | Т | Do No | ot enable these regis | sters in normal operation mo | de |

3.1.13 **ADC Power Down Control**

| Address Offset:0FhAccess:Default Value:00hSize: | |
|---|--|
|---|--|

| Bit | Access | Symbol | Description |
|-------|--------|----------|---------------|
| [7] | R/W | RESERVED | |
| [6] | R/W | PD2 | 1: Power down |
| | | | 0: Power up |
| [5] | R/W | PD1 | 1: Power down |
| | | | 0: Power up |
| [4] | R/W | PD0 | 1: Power down |
| | | | 0: Power up |
| [3:0] | R/W | RESERVED | |

3.1.14 Reserved

| | ss Offset: It Value: | 10h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | RESERVED | | |

3.1.15 YPbPr Clamping Control Register

11h Address Offset: Default Value: 00h

Access: Read/Write 8 bits

| Bit | Access | Symbol | | Description |
|-------|--------|----------|--------|-----------------------|
| [7:3] | R/W | RESERVED | | |
| [2] | R/W | BSCALE | ADC Ch | annel 2 Clamping Mode |
| | | | Mode | Select |
| | | | 0 | Clamp to ground |
| | | | 1 | Clamp to midscale |
| | | | | |

Size:

| [1] | R/W | GSCALE | ADC Ch | annel 1 Clamping Mode |
|-----|-----|--------|--------|-----------------------|
| | | | Mode | Select |
| | | | 0 | Clamp to ground |
| | | | 1 | Clamp to midscale |
| [0] | R/W | RSCALE | ADC Ch | annel 0 Clamping Mode |
| | | | Mode | Туре |
| | | | 0 | Clamp to ground |
| | | | 1 | Clamp to midscale |
| | | | 1 | Clamp to midscale |

3.1.16 Analog Source MUX Selection

Address Offset:18hAccess:Read/WriteDefault Value:00hSize:8 bits

| | Access | Symbol | | Desci |
|-------|--------|----------|--------------------------|---------------|
| [7:6] | R/W | RESERVED | | |
| [5:4] | R/W | AI2SEL | Analog mux selection for | ADC channel |
| | | | Mode | Туре |
| | | | 0 | ACB1 |
| | | | 1 | ACB0 |
| | | | 2 | ACB2 |
| | | | 3 | ACB2 |
| | | | | |
| [3:2] | R/W | AI1SEL | Analog mux selection for | ADC channel 1 |
| | | | Mode | Туре |
| | | | 0 | AY1 |
| | | | 1 | AY0 |
| | | | 2 | AY2 |
| | | | 3 | AY2 |
| | | | | |
| [1:0] | R/W | AI0SEL | Analog mux selection for | ADC channel 0 |
| | | | Mode | Туре |
| | | | 0 | ACR1 |
| | | | 1 | ACR0 |
| | | | 2 | ACR2 |
| | | | 3 | ACR2 |
| | | | | |

3.1.17 Y/Cb/Cr Data Switching Control

| Address Offset: | 19h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 07h | Size: | 8 bits |

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:6] | R/W | RESERVED | |

| Bit | Access | Symbol | | Description |
|-------|--------|---------|--------|---|
| [5:4] | R/W | CBINSEL | | na data can be taken from one of 3 ADC: Jing to following table |
| | | | Mode | Туре |
| | | | 0 | ADC Ch0 |
| | | | 1 | ADC Ch1 |
| | | | 2 | ADC Ch2 |
| | | | 3 | ADC Ch2 |
| [3:2] | R/W | YINSEL | accord | site data can be taken from one of 3 ADC ding to following table |
| | | | Mode | Туре |
| | | | 0 | ADC Ch0 |
| | | | 1 | ADC Ch1 |
| | | | 2 | ADC Ch2 |
| | | | 3 | ADC Ch2 |
| [1:0] | R/W | CRINSEL | | na data can be taken from one of 3 ADC ling to following table |
| | | | Mode | Туре |
| | | | 0 | ADC Ch0 |
| | | | 1 | ADC Ch1 |
| | | | 2 | ADC Ch2 |
| | | | Z | ADC Ch2 |

3.1.18 ADC Analog AGC Selection

| | A | Symphol | | Description |
|----------------------|--------|------------|-------|----------------------------|
| | Access | Symbol | | Description |
| [7:6] | R/W | AGC_GAINMD | | |
| | | | Mode | Туре |
| | | | 0 | Positive gain |
| | | | 1 | Positive gain 1x~2x |
| | | | 2 | Negative gain 1x~2x |
| | | | 3 | Negative gain |
| [5:3] R/W [2] R/W | | CB_AGC_SEL | Mode |), refer to ADCBSG Type |
| | | | 0 | Static gain |
| | | | 1 | Dynamic gain |
| [1] | R/W | Y_AGC_SEL | If O, | , refer to ADCGSG |
| | | | Mode | Туре |
| | | | 0 | Static gain |
| | | | | |

| Bit | Access | Symbol | | Description |
|-----|--------|------------|------|--------------------|
| [0] | R/W | CR_AGC_SEL | lf (| 0, refer to ADCRSG |
| | | | Mode | Туре |
| | | | 0 | Static gain |
| | | | 1 | Dynamic gain |
| | | | | |

3.1.19 Blank Sync Level

Address Offset: 1Ch Default Value: C0h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:0] | R/W | BLANK_SL | |

3.1.20 **ADC Read-back Selection**

Address Offset: 1Dh Default Value:

80h

Read/Write Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|---|
| [7:3] | R/W | RESERVED | |
| [2:0] | R/W | RBK_SEL | 1: Read Max of ADC data |
| | | | 0:Read Min of ADC data or Average of ADC data |

3.1.21 **ADC Read-back Data**

| | ss Offset: It Value: | 1Eh 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|--------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | RBK ADC[7:0] | | |

3.1.22 ADC Read-back Data

| Address Offset: | 1Fh | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

| Bit | Access | Symbol | Description |
|-------|--------|--------------|-------------|
| [7:2] | R | RESERVED | |
| [1:0] | R | RBK_ADC[9:0] | |

3.1.23 **De-Interlaced Process & Vertical Shadow Control Register**

Address Offset: 30h Default Value: 00h

Read/Write Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-----|--------|------------------|--|
| [7] | R/W | • • • • <u> </u> | 1: Enable CbCr interpolation 0: Disable |
| [6] | R/W | RESERVED | |

| Bit | Access | Symbol | Description |
|-----|--------|---------------|---|
| [5] | R/W | VST_CHGSEL | 1:Vsync timing change determined by 8*# of XCLK |
| | | | 0:Vsynnc timing change determined by # of hsync |
| | | | # can be assigned at Reg 0x3A |
| [4] | R/W | INT_EDGE | Interrupt polarity |
| | | | 1: positive |
| | | | 0: negative |
| [3] | R/W | LB_SIZE_FIXED | This bit control capture size for Scaler. |
| | | | 1: Hsize and Vsize are assigned by 54h ~57h |
| | | | 0: sizes assigned by input sources. |
| [2] | R/W | ENQKHS | Set 0 for normal operation |
| [1] | R/W | ITLCPRO | Set 1 for interlaced video |
| | | | Set 0 for non-interlaced video |
| [0] | R/W | ENSHDW | |

3.1.24 Source Select Register

| | ss Offset: It Value: | 31h 00h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|-------------|------------------|--------------------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:5] | R/W | RESERVED | | | |
| [4] | R/W | INP_SRC_SEL | | 1: select digital ITU656 input | |
| | | | | 0: select analog input | |

Interrupt Status Register 3.1.25

Address Offset: 32h Default Value:

[3:0] R/W

00h

RESERVED

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|---|
| [7] | R/W | RESERVED | |
| [6] | R | ITLCFLM | Indicates incoming video signal is interlaced |
| [5:0] | R/W | INTSTS | |

3.1.26 Interrupt Mask Register

| Address Offset: | 33h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | FFh | Size: | 8 bits |

| | ss Symbol | Description |
|-----------|------------|-------------|
| [7:6] R/V | V RESERVED | |
| [5:0] R/V | V INTMASK | |

3.1.27 Lower 8-bit Timer Counter Register

| | Address Offset: Default Value: | | 35h 00h | Access: Size: | Read/Write 8 bits |
|---|-----------------------------------|-----|----------------|------------------|--|
| | Bit Access | | Symbol | | Description |
| ĺ | [7:0] | R/W | TM_1MS_L [7:0] | | Lower byte of the number of XCLK's in 1ms. |

3.1.28 **Upper 8-bit Timer Counter Register**

Address Offset: 36h Access: Read/Write

T100A Advanced Information-Confidential P/N-T100A-Rev02 Default Value: 10h Size: 8 bits Symbol Description Bit Access [7:0] R/W TM_1MS_H [15:8] Higher byte of the number of XCLK's in 1ms. 3.1.29 VSYNC Missing Counter Register Address Offset: 37h Read/Write Access: **Default Value:** 40h Size: 8 bits Bit Access Symbol Description [7:0] R/W V_MISS_CNT 3.1.30 Lower 8-bit HSYNC Missing Counter Register Address Offset: 38h Read/Write Access: Default Value: 00h Size: 8 bits Access Symbol Description Bit [7:0] R/W H_MISS_CNT_L[7:0] 3.1.31 Upper 8-bit HSYNC Missing Counter Register Address Offset: 39h Access: Read/Write **Default Value:** 10h Size: 8 bits Bit Description Access Symbol [7:0] R/W H_MISS_CNT_L[15:8] 3.1.32 VSYNC Delta Difference Result Register Address Offset: 3Ah Access: Read/Write 00h Default Value: Size: 8 bits Bit Access Symbol Description R/W VSYNC_DLT[7:0] [7:0] **HSYNC** Delta Difference Result Register 3.1.33 Read/Write 3Bh Address Offset: Access: Default Value: 00h Size: 8 bits Symbol Description Bit Access R/W HSYNC_DLT[7:0] [7:0] 3.1.34 Input Sync Signal Detection Register Address Offset: 3Fh Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description **HSTLSPVS** [7] R/W 1:use trailing edge of hsync to sample 0:use leading edge of hsync to sample When the edges of vsync and hsync are too close, input detection [6] R/W AUTOVSD6 circuit can delay vsync 6 cycle of XCLK to avoid unstable detection 1:Automatically delay 6 cycles of XCLK if CFSEEDGE is true. 0:Dealy 6 cycles of XCLK if FCVSD6 is true

| [5] | R/W | FCVSD6 | |
|-------|-----|----------------|---|
| | | | AUTOVSD6 FCSVSD6T |
| | | | 1 X Auomatically delay VSync 6 XOLK if CFSEEDGE is true |
| | | | 0 1 Force to delay VSync 6 XCLK |
| | | | 0 0 No Vsync Dealy |
| | | | |
| [4] | R | CFSEEDGE | VS and HS edges are to close. |
| [3:2] | R/W | RESERVED | |
| [1] | R/W | VsHs_Sync_Edge | 1: leading edge of Vsi |
| | | | 0: falling edge of His |
| [0] | R/W | VsHS_Sync_En | 1:leading edge of Vsi starts at leading edge of Hsi |
| | | | 0:leading edge of Vsi starts at mid of Hsi |
| | | | |
| | | | |

Left Border Croping 3.1.35

Address Offset: 40h Default Value:

00h

Access: Read/Write Table 3-35 Left Border Croping

Read Only

8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------|--|
| [7:6] | R/W | RESERVED | |
| [5:0] | R/W | CROP_LEFTB | Remove noisy pixels appearing on left border. 1LSB =1 pixel |

VSYNC Timing Measurement Register 3.1.36

Address Offset: 50h Default Value: 00h Access: Size:

| Bit | Access | Symbol | Description |
|-------|--------|-----------------|---|
| [7] | R/W | RESERVED | |
| [6] | R/W | HSPMD | Register 0x5c and 0x5d can be HS pulse width or hsync period |
| | | | 1:Period in # of pixel clock. |
| | | | 0:Hsync pulse width in # of pixel clock. |
| [5] | R | DONE_FRMXCLKCNT | |
| | | | When EN_FRAMEXCLKCNT is enabled, a whole frame time can be obtained through XCLK counting. See registers 0x51, 0x52 and 0x53. |
| | | | After this bit read back as 1, then clear EN_FRAMEXCLKCNT first before reading 0x51~0x53 values. |
| [4] | R/W | EN_FRAMEXCLKCNT | When input VSync changes, enable this bit to start measurement on VSync using XCLK. |
| [3:0] | R/W | RESERVED | |

VSYNC Measurement Counter L Register 3.1.37

| Address Offset: Default Value: | | 51h 00h | Access: Size: | Read/Write 8 bits |
|-----------------------------------|--------|------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| Dit | 100000 | Symbol | | Description |

T100A Advanced Information-Confidential P/N-T100A-Rev02 **VSYNC Measurement Counter M Register** 3.1.38 Address Offset: 52h Access: Read Only Default Value: 00h Size: 8 bits Symbol Bit Access Description R/W FRMXCLK_SUM[15:8] [7:0] 3.1.39 VSYNC Measurement Counter H Register Address Offset: 53h Access: Read Only 8 bits Default Value: 00h Size: Symbol Bit Access Description [7:0] R/W FRMXCLK_SUM[23:16] 3.1.40 Hsize Address Offset: 54h Access: Read Only **Default Value:** 00h Size: 8 bits Description Bit Access Symbol [7:0] R HSIZE[7:0] 3.1.41 Hsize Address Offset: **Read Only** 55h Access: **Default Value:** 00h 8 bits Size: Bit Access Symbol Description R/W RESERVED [7:4] [3:0] R HSIZE[11:8] 3.1.42 Vsize Address Offset: 56h Access: Read Only Default Value: 00h Size: 8 bits Bit Access Symbol Description [7:0] R VSIZE[7:0] 3.1.43 Vsize Address Offset: **Read Only** 57h Access: **Default Value:** 8 bits 00h Size: Bit Access Symbol Description R/W RESERVED [7:4] [3:0] R VSIZE[11:8] 3.1.44 **HSYNC Period LSB Register** Address Offset: 58h Access: **Read Only Default Value:** 00h Size: 8 bits Bit Access Symbol Description [7:0] R HS_PERIOD[7:0] HSYNC period counted by XCLK 3.1.45 **HSYNC Period MSB Register** Address Offset: 59h Access: Read Only 41

| Bit | Access | Symbol | | Description |
|--|---|---|--|--|
| [7:0] | R | HS_PERIOD[15:8] | | HSYNC period counted by XCLK |
| | | | | |
| 6 | | Period LSB Regist | | |
| | ss Offset: It Value: | 5Ah 00h | Access: Size: | Read Only 8 bits |
| | | | 5ize. | |
| Bit | Access | Symbol | | Description |
| [7:0] | R | VS_PERIOD[7:0] | | VSYNC period counted by input HSYNC |
| 7 | VSYNC | Period MSB Regis | ter | |
| Addre | ss Offset: | 5Bh | Access: | Read Only |
| Defau | It Value: | 00h | Size: | 8 bits |
| Bit | Access | Symbol | | Description |
| [7:4] | R/W | RESERVED | | |
| [3:0] | R | VS_PERIOD[11:8] | | VSYNC period counted by input HSYNC |
| 8 | | Pulse Width LSB I | | |
| Addre | HSYNC ss Offset: It Value: | Pulse Width LSB I 5Ch 00h | Register Access: Size: | Read Only 8 bits |
| Addre | ss Offset: | 5Ch 00h Symbol | Access: Size: | 8 bits Description |
| Addre Defau | ss Offset: It Value: | 5Ch 00h | Access: Size: | 8 bits Description SYNC pulse width or period counted by dot clock |
| Addre Defau Bit | ss Offset: It Value: Access | 5Ch 00h Symbol | Access: Size: | 8 bits |
| Addre Defau Bit | ss Offset: It Value: Access | 5Ch 00h Symbol | Access: Size: | 8 bits Description SYNC pulse width or period counted by dot clock |
| Addre Defau Bit [7:0] | ss Offset: It Value: Access R | 5Ch 00h Symbol HS_WIDTH[7:0] | Access: Size: HS | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. |
| Addre Defau Bit [7:0] 9 | ss Offset: It Value: R HSYNC | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB | Access: Size: HS No Register | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. tete: dot clock speed is in 1-pixel-per-clock mode |
| Addre Defau Bit [7:0] 9 Addre | ss Offset: It Value: Access R | 5Ch 00h Symbol HS_WIDTH[7:0] | Access: Size: HS | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. |
| Addre Defau Bit [7:0] 9 Addre | ss Offset: It Value: R HSYNC ss Offset: | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h | Access: Size: HS No Register Access: | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. te: dot clock speed is in 1-pixel-per-clock mode Read Only 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit | ss Offset: It Value: Access R HSYNC ss Offset: It Value: | 5Ch 00h HS_WIDTH[7:0] Pulse Width MSB 5Dh | Access: Size: HS No Register Access: | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. ote: dot clock speed is in 1-pixel-per-clock mode Read Only |
| Addre Defau Bit [7:0] 9 Addre Defau | Access R HSYNC SS Offset: It Value: Access A Access A Access | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol | Access: Size: HS No Register Access: Size: | 8 bits Description SYNC pulse width or period counted by dot clock See HSPMD for detail. te: dot clock speed is in 1-pixel-per-clock mode Read Only 8 bits |
| Addre Defau [7:0] 9 Addre Defau Bit [7:4] [3:0] | ss Offset: It Value: R HSYNC ss Offset: It Value: Access R R R | 5Ch 00h HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] | Access: Size: HS No Register Access: Size: HS | 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit [3:0] 0 | ss Offset: It Value: Access R HSYNC ss Offset: It Value: Access R R R VSYNC | 5Ch 00h HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] Pulse Width LSB F | Access: Size: HS No Register Access: Size: HS Register | 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit [7:4] [3:0] 0 Addre | ss Offset: It Value: Access R HSYNC ss Offset: It Value: Access R R R VSYNC ss Offset: | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] Pulse Width LSB F 5Eh | Access: Size: HS No Register Access: Size: HS Register Access: | 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit [3:0] 0 Addre Defau | ss Offset: It Value: R HSYNC ss Offset: It Value: Access R R R VSYNC ss Offset: It Value: | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] Pulse Width LSB F 5Eh 00h | Access: Size: HS No Register Access: Size: HS Register | 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit [7:4] [3:0] 0 Addre | ss Offset: It Value: Access R HSYNC ss Offset: It Value: Access R R R VSYNC ss Offset: | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] Pulse Width LSB F 5Eh | Access: Size: HS No Register Access: Size: HS Register Access: | 8 bits |
| Addre Defau Bit [7:0] 9 Addre Defau Bit [7:4] [3:0] 0 Addre | ss Offset: It Value: Access R HSYNC ss Offset: It Value: Access R R R VSYNC ss Offset: | 5Ch 00h Symbol HS_WIDTH[7:0] Pulse Width MSB 5Dh 00h Symbol RESERVED HS_WIDTH[11:8] Pulse Width LSB F 5Eh | Access: Size: HS No Register Access: Size: HS Register Access: Size: | 8 bits |

3.1.51 VSYNC Pulse Width MSB Register

| Address Offset: Default Value: | | 5Fh 00h | Access: Size: | Read Only 8 bits |
|-----------------------------------|--------|----------------|------------------|--|
| Bit | Access | Symbol | Description | |
| [7:4] | R | RESERVED | | |
| [3:0] | R | VS_WIDTH[11:8] | , | VSYNC pulse width counted by input HSYNC |

3.2 Picture Enhancement Register Set

Bandwidth of Digital Color Transient Improvement 3.2.1

Address Offset: 60h Default Value: 02h Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------------|
| [7:1] | R/W | RESERVED | |
| [0] | R/W | DCTI_BW | 0: high bandwidth |
| | | | 1: low bandwidth |

3.2.2 Luma Peaking Control

08h

Address Offset: 61h Default Value:

Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|-----------|-------------|
| [7] | R/W | PeakingEN | |
| [6] | R/W | Reserved | |
| [5:0] | R/W | PeakingCo | |

3.2.3 **Bandpass Peaking Coef**

Address Offset: 62h Default Value: 04h

Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:5] | R/W | RESERVED | |
| [4:0] | R/W | BP_COEF | |

3.2.4 **Highpass Peaking Coef**

Address Offset: 63h Default Value: 04h

Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:5] | R/W | RESERVED | |
| [4:0] | R/W | HP_COEF | |

3.2.5 Lowpass Peaking Coef

| Address Offset: Default Value: | | 64h 02h | Access: Size: | 8 bits | |
|-----------------------------------|--------|------------|------------------|-------------|--|
| Bit | Access | Symbol | | Description | |
| [7:3] | R/W | RESERVED | | | |

Gain and Coring of DLTI 3.2.6

Address Offset: 65h Default Value:

R/W

[2:0]

08h

LP_COEF

Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|-----------|-------------|
| [7:5] | R/W | DLTI_GAIN | |
| [4:0] | R/W | DLTI_CO | |

| 3.2.7 | | Gain and | d Cor | ing of DCTI | | | |
|----------------------------|---|---|---|---|--------------------------------------|------------------|-------------|
| | | ss Offset: | 66h | | Access: | | |
| | | t Value: | 08h | | Size: | 8 bits | |
| Γ | Bit | Access | | Symbol | | | Description |
| | [7:5] | R/W | | DCTI_GAIN | | | |
| | [4:0] | R/W | | DCTI_CO | | | |
| 3.2.8 | | Contros | 4 Adi | 104 | | | |
| | | Contras | - | ust | A | | |
| | | ss Offset: t Value: | 68h 80h | | Access: Size: | 8 bits | |
| - | | | | Currence and | 01201 | | Description |
| - | Bit | Access R/W | | Symbol LumaCON | | | Description |
| L | [7:0] | R/W | | LumaCON | | | |
| 3.2.9 | | Brightne | ess A | djust | | | |
| A | | ss Offset: | 69h | | Access: | | |
| [| Defaul | t Value: | 80h | | Size: | 8 bits | |
| | Bit | Access | | a | | | |
| | ы | ALLESS | | Symbol | | | Description |
| | [7:0] | R/W | | Symbol LumaBRI | | | Description |
| 2 2 40 | [7:0] | R/W | Adiu | LumaBRI | | C | Description |
| 3.2.10 | [7:0] D | _{R/W} | | LumaBRI | A00000: | Y | Description |
| ŀ | [7:0] D Addres | R/W Hue Sin | 6Ah | LumaBRI | Access: Size: | 8 bits | Description |
| ŀ | [7:0]) Addres Defaul | R/W Hue Sin ss Offset: t Value: | | LumaBRI St | Access: Size: | 8 bits | |
| ŀ | [7:0]) Addres Defaul Bit | R/W Hue Sin ss Offset: t Value: Access | 6Ah | LumaBRI St Symbol | | 8 bits | Description |
| ŀ | [7:0]) Addres Defaul | R/W Hue Sin ss Offset: t Value: | 6Ah | LumaBRI St | | 8 bits | |
| | [7:0]) Addres Defaul Bit [7:0] | R/W Hue Sin ss Offset: t Value: Access R/W | 6Ah 00h | LumaBRI St Symbol HueSin | | 8 bits | |
| , [] 3.2.11 | [7:0]) Addres Defaul Bit [7:0] | R/W Hue Sin ss Offset: t Value: Access | 6Ah 00h | LumaBRI St Symbol HueSin | | 8 bits | |
| 4 [] 3.2.11 | [7:0] D Addres Defaul <u>Bit</u> [7:0] 1 Addres | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos | 6Ah 00h | LumaBRI St Symbol HueSin | Size: | 8 bits 8 bits | |
| 4 [] 3.2.11 | [7:0] D Addres Defaul <u>Bit</u> [7:0] 1 Addres | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: | 6Ah 00h s Adju 6Bh | LumaBRI St Symbol HueSin | Size: Access: | | |
| 4 [] 3.2.11 | [7:0] Addres Defaul Bit [7:0] 1 Addres Defaul | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: | 6Ah 00h s Adju 6Bh | LumaBRI St Symbol HueSin JSt | Size: Access: | | Description |
| 3.2.11 | [7:0] Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: Access R/W | 6Ah 00h s Adju 6Bh 7Fh | LumaBRI St Symbol HueSin JSt Symbol HueCos | Size: Access: Size: | | Description |
| 3.2.11 3.2.12 | [7:0] Addres Defaul Bit [7:0] Addres Defaul Bit [7:0] 2 | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: Access R/W Chroma | 6Ah 00h s Adju 6Bh 7Fh Satu | LumaBRI St Symbol HueSin JSt Symbol | Size: Access: Size: | | Description |
| 3.2.11 3.2.11 3.2.12 | [7:0] Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] 2 Addres | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: Access R/W Chroma ss Offset: | 6Ah 00h s Adju 6Bh 7Fh Satu 6Ch | LumaBRI St Symbol HueSin JSt Symbol HueCos | Size: Access: Size: Access: | 8 bits | Description |
| 3.2.11 3.2.11 3.2.12 | [7:0] Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] 2 Addres | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: Access R/W Chroma | 6Ah 00h s Adju 6Bh 7Fh Satu | LumaBRI st Symbol HueSin JSt Symbol HueCos ration Adjust | Size: Access: Size: | | Description |
| 3.2.11 3.2.11 3.2.12 | [7:0] Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] 2 Addres | R/W Hue Sin ss Offset: t Value: Access R/W Hue Cos ss Offset: t Value: Access R/W Chroma ss Offset: | 6Ah 00h s Adju 6Bh 7Fh Satu 6Ch | LumaBRI St Symbol HueSin JSt Symbol HueCos | Size: Access: Size: Access: | 8 bits | Description |

3.3 Scaling Register Set

3.3.1 Scaling General Control Register

| | ss Offset: t Value: | 70h 00h | Access: Read/Write Size: 8 bits | | |
|-------|------------------------|-----------------|---|--|--|
| Bit | Access | Symbol | Description | | |
| [7:6] | R/W | InpClk_Phase | It might exist setup or hold time violation between ADC and input capture block. Usually, a 4-step delay unit can be applied to move pixel clock up to 4 steps to avoid timing violation. | | |
| [5] | R/W | Inv_VideoF | Inv_VideoF: Reverse input odd field control for intrafield scaling, only take action when ITLCPRO set to 1. | | |
| [4] | R/W | Dclki_is_Faster | Software need to turn this bit on when the freq of input pixel clock is higher than output pixel clock. | | |
| [3] | R/W | Reserved | | | |
| [2] | R/W | Reserved | | | |
| [1:0] | R/W | C16_Pointer_RST | Reset coef table. 01b: Reset write pointer to 0x00. 10b: Reset write pointer to 0x80. | | |

3.3.2 Scaling Coefficient Data Port Register

Address Offset: 71h Default Value: 00h Acces Size:

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------------|-------------|
| [7:0] | R/W | Coef_Data_Port | |

3.3.3 Horizontal Scale Step LSB Register

| Address Off Default Valu | | | Access: Size: | Read/Write 8 bits |
|-----------------------------|----|--------|------------------|----------------------|
| Bit Acc | ss | Symbol | | Description |

[7:0] R/W H_Scale_Step [7:0]

3.3.4 Horizontal Scale Step MSB Register

| | ss Offset: It Value: | 73h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|---------------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | H_Scale_Step [15:8] | | |

3.3.5 Vertical Scale Step LSB Register

| Address Offset: | 74h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

| | _ | - | _ | | | |
|-------------------------|--|---|--|--|--|---|
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | V_Scale_Step [7:0] | | | |
| 3.3.6 | 5 | Vertical | Scale Step MSB R | egister | | |
| | | ss Offset: | 75h | Access: | Read/Write | |
| | | It Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | V_Scale_Step [15:8] | | | |
| | | | | | | |
| 3.3.7 | | | tal Aspect Ratio Re | • | | |
| | | ss Offset: | 76h | Access: | Read/Write | |
| | Defaul | It Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | HASPR[7:0] | | | |
| 3.3.8 | 8 | Horizon | tal Aspect Ratio Ro | eaister | | |
| | | ss Offset: | 77h | Access: | Read/Write | |
| | | It Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7] | R/W | HASPEN | | | Description |
| | [6] | R/W | HASP_C_ELG | | | |
| | [5:0] | R/W | HASPR[13:8] | | | |
| | | | | | | |
| | Addres | ss Offset: | npling Register | Access: | Read/Write | |
| | Addres Defaul | ss Offset: It Value: | 79h 00h | Access: Size: | 8 bits | |
| | Addres Defaul | ss Offset: It Value: Access | 79h 00h Symbol | Size: | 8 bits | Description |
| | Addres Defaul | ss Offset: It Value: | 79h 00h | | 8 bits | Description pling by pixel reduction |
| | Addres Defaul | ss Offset: It Value: Access R/W | 79h 00h Symbol En_Half_Input | Size: | 8 bits | |
| | Addres Defaul Bit [5] | ss Offset: It Value: Access | 79h 00h Symbol En_Half_Input | Size: | 8 bits | |
| 3.3.1 | Addres Defaul [5] 0 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: | 79h 00h En_Half_Input | Size: | 8 bits Half Sam | |
| 3.3.1 | Addres Defaul [5] 0 Addres | ss Offset: It Value: Access R/W Reserve | 79h 00h En_Half_Input | Size: | 8 bits Half Sam | |
| 3.3.1 | Addres Defaul [5] 0 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: | 79h 00h En_Half_Input | Size: | 8 bits Half Sam Read/Write 8 bits | |
| 3.3.1 | Addres Defaul [5] 0 Addres Defaul | ss Offset: It Value: <u>Access</u> R/W Reserve ss Offset: It Value: | 79h 00h En_Half_Input ed 7Bh 00h | Size: | 8 bits Half Sam Read/Write 8 bits | pling by pixel reduction |
| 3.3.1 | Addres Defaul [5] 0 Addres Defaul Bit [7:0] | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W | 79h 00h En_Half_Input ed 7Bh 00h Symbol | Size: | 8 bits Half Sam Read/Write 8 bits | pling by pixel reduction |
| 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul [7:0] 1 | ss Offset: It Value: R/W Reserve ss Offset: It Value: Access R/W Reserve | 79h 00h En_Half_Input ed 7Bh 00h Symbol | Size: Access: Size: | 8 bits Half Sam Read/Write 8 bits | pling by pixel reduction |
| 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul Bit [7:0] 1 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W | 79h 00h En_Half_Input ed 7Bh 00h Symbol | Size: | 8 bits Half Sam Read/Write 8 bits | pling by pixel reduction |
| 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul Bit [7:0] 1 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: | 79h 00h En_Half_Input ed 7Bh 00h Symbol ed 7Ch | Size: Access: Size: Access: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits | pling by pixel reduction |
| 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul [7:0] 1 Addres Defaul | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: It Value: | 79h 00h En_Half_Input ed 7Bh 00h Symbol cd 7Ch 00h | Size: Access: Size: Access: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits | Description |
| 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W | 79h 00h En_Half_Input ed 7Bh 00h Symbol ed 7Ch 00h Symbol | Size: Access: Size: Access: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits | Description |
| 3.3.1 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul Bit [7:0] 1 Addres Defaul Bit [7:0] 2 | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve | 79h 00h En_Half_Input ed 7Bh 00h Symbol cd 7Ch 00h Symbol | Size: Access: Size: Access: Size: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits | Description |
| 3.3.1 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul [7:0] 1 Addres Defaul [7:0] 2 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: | 79h 00h Symbol En_Half_Input ed 7Bh 00h Symbol ed 7Ch 00h Symbol Ch 00h | Size: Access: Size: Access: Size: Access: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits | Description |
| 3.3.1 3.3.1 3.3.1 | Addres Defaul [5] 0 Addres Defaul [7:0] 1 Addres Defaul [7:0] 2 Addres | ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve ss Offset: It Value: Access R/W Reserve | 79h 00h En_Half_Input ed 7Bh 00h Symbol cd 7Ch 00h Symbol | Size: Access: Size: Access: Size: | 8 bits Half Sam Read/Write 8 bits Read/Write 8 bits Read/Write 8 bits | Description |

| - | | | | | | |
|---|--|--|---|--|--|--|
| | Bit | Access | Symbol | | | Description |
| L | [7:0] | R/W | | | | |
| 3.3.13 | 3 | Reserve | d | | | |
| | - | ss Offset: | - 7Eh | Access: | Read/Write | |
| | | t Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | | | | |
| 3.3.14 | 1 | 2D Scale | er Configuration R | onistor | | |
| | | ss Offset: | 7Fh | Access: | Read/Write | |
| - | | t Value: | 04h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:6] | R/W | MASK_2D_SEL | | | |
| _ | [5:4] | R/W | FULL_2D_SEL | | | |
| | [3:0] | R/W | DELTA2D | Color trans | ition threshold t | or 2D Scaling. Less value for more 2D sensitive. |
| 3.3.15 | 5 | Reserve | d | | | |
| | - | ss Offset: | | A | Read/Write | |
| | | t Value: | 80h 00h | Access: Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | | | | |
| 2 2 4 0 | • | lie ie vit Ma | when I and in a Edge | | - Counter | 1/2 Desister |
| 3.3.16 | | - | ync Leading Edge | | le Counter | 1/3 Register |
| | Addres | | 041 | A | | |
| | Defaul | ss Offset: | 81h 00b | Access: | Read/Write | |
| | | t Value: | 00h | Access: Size: | 8 bits | |
| | Bit | t Value: Access | 00h Symbol | Size: | 8 bits | Description |
| | | t Value: | 00h | Size: | 8 bits er can measure | Description e the time interval between leading edge |
| | Bit | t Value: Access | 00h Symbol | Size: | 8 bits er can measure of input vsynd | Description |
| | Bit [7:0] | t Value: Access R | 00h Symbol TVIBLK[7:0] | Size: Timing count | 8 bits er can measure of input vsync This time inte | Description e the time interval between leading edge c and first valid input pixel. rval is TVIBLK * (1/XCLK) |
| 3.3.17 | Bit [7:0] | t Value: Access R Input Vs | 00h Symbol TVIBLK[7:0] ync Leading Edge | Size: Timing count | 8 bits er can measure of input vsync This time inte | Description e the time interval between leading edge c and first valid input pixel. rval is TVIBLK * (1/XCLK) |
| 3.3.17 A | Bit [7:0] 7 Addres | t Value: Access R | 00h Symbol TVIBLK[7:0] | Size: Timing count | 8 bits er can measure of input vsync This time inte | Description e the time interval between leading edge c and first valid input pixel. rval is TVIBLK * (1/XCLK) |
| 3.3.17 A | Bit [7:0] 7 Addres | t Value: Access R Input Vs ss Offset: | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h | Size: Timing count to DE Tim Access: | 8 bits er can measure of input vsynd This time inte e Counter Read/Write 8 bits | Description e the time interval between leading edge c and first valid input pixel. rval is TVIBLK * (1/XCLK) |
| 3.3.17 A | Bit [7:0] 7 Addres Defaul | t Value: Access R Input Vs ss Offset: t Value: | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h | Size: Timing count to DE Tim Access: | 8 bits er can measure of input vsynd This time inte e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register |
| 3.3.17 A | Bit [7:0] Addres Defaul Bit [7:0] | t Value: Access R Input Vs ss Offset: t Value: Access R | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] | Size: Timing count to DE Tim Access: Size: | 8 bits er can measure of input vsync This time inte e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description |
| 3.3.17 3.3.17 | Bit [7:0] 7 Addres Defaul Bit [7:0] 3 | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge | Size: Timing count to DE Tim Access: Size: to DE Tim | 8 bits er can measure of input vsync This time inter re Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description |
| 3.3.17 A 3.3.18 A | Bit [7:0] 7 Address Defaul Bit [7:0] 3 Address | t Value: Access R Input Vs ss Offset: t Value: Access R | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] | Size: Timing count to DE Tim Access: Size: | 8 bits er can measure of input vsync This time inte e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description |
| 3.3.17 A 3.3.18 A | Bit [7:0] 7 Address Defaul Bit [7:0] 3 Address | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge 83h | Size: Timing count to DE Tim Access: Size: to DE Tim Access: | 8 bits er can measure of input vsync This time inter Read/Write 8 bits Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description |
| 3.3.17 A 3.3.18 A | Bit [7:0] Addres Defaul [7:0] Bit [7:0] B Addres Defaul | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: t Value: | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge 83h 00h | Size: Timing count to DE Tim Access: Size: to DE Tim Access: | 8 bits er can measure of input vsync This time inter Read/Write 8 bits Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description 3/3 Register |
| 3.3.17 A 3.3.18 A | Bit [7:0] Addres Defaul Bit [7:0] Bit [7:0] | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: Access R | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge 83h 00h Symbol | Size: Timing count to DE Tim Access: Size: to DE Tim Access: Size: | 8 bits er can measure of input vsync This time inte e Counter Read/Write 8 bits e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description 3/3 Register |
| 3.3.17 A 3.3.18 3.3.18 3.3.19 | Bit [7:0] Addres Defaul Bit [7:0] B Addres Defaul Bit [7:0] | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: Access R | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge 83h 00h Symbol TVIBLK[23:16] | Size: Timing count to DE Tim Access: Size: to DE Tim Access: Size: | 8 bits er can measure of input vsync This time inte e Counter Read/Write 8 bits e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description 3/3 Register |
| 3.3.17 A 3.3.18 A 3.3.18 | Bit [7:0] Addres Defaul Bit [7:0] B Addres Defaul Bit [7:0] | t Value: Access R Input Vs ss Offset: t Value: Access R Input Vs ss Offset: t Value: Access R Line But | 00h Symbol TVIBLK[7:0] ync Leading Edge 82h 00h Symbol TVIBLK [15:8] ync Leading Edge 83h 00h Symbol TVIBLK[23:16] fer Configuration | Size: Timing count to DE Tim Access: Size: to DE Tim Access: Size: LSB Regis | 8 bits er can measure of input vsynce This time inter Read/Write 8 bits e Counter Read/Write 8 bits | Description e the time interval between leading edge and first valid input pixel. rval is TVIBLK * (1/XCLK) 2/3 Register Description 3/3 Register |

| Bit | Access | Symbol | Description |
|-------------------|-------------------------|--------------------------|---|
| [7:0] | R/W | LBPRFL[7:0] | LBPRFL can cause a time dealy in XCLK count between the leading edge of input Vsync and leading edge of output Vsync. |
| 20 | Line Bu | ffer Configuratio | on MSB Register |
| | ss Offset: It Value: | 85h 00h | Access: Read/Write Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0] | R/W | LBPRFL[15:8] | |
| 21 | Output | Hsync Vibration | Step Register |
| Addre | ss Offset: It Value: | 86h 00h | Access: Read/Write Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0] | R/W | HSVIB | Output HSync re-map factor in vertical Active period. |
| ~~ | • • • • | | |
| 22 | | | rch Remapping Register |
| | ss Offset: It Value: | 87h 00h | Access: Read/Write Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0] | R/W | VSFPRMP | Output HSync remap amount in vertical front porch period. |
| | ss Offset: It Value: | 88h 00h | Access: Read/Write Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0] | R/W | HLDSPLB[7:0] | When Output pixel's index is less than HRDSPLB, output pixel value is assigned as left display border {FMCLRRDE, FMCLRGRN, FMCLRBLU} |
| | | | |
| 24 | | | nfiguration Register |
| | ss Offset: It Value: | 89h 00h | Access: Read/Write Size: 8 bits |
| | | Symbol | Description |
| Bit | Access | | |
| Bit [7] | R/W | HDSPLB_INV | Horizontal border is on if HDSPLB_INV is set as follows 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HI DSPLB or HRDSPLB < Horizontal border |
| | | HDSPLB_INV VDSPLB_INV | 1: HLDSPLB < Horizontal border < HRDSPLB |
| [7] | R/W | | 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HLDSPLB or HRDSPLB < Horizontal borde Vertical border is on if VDSPLB_INV is set as follows |
| [7] | R/W | | 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HLDSPLB or HRDSPLB < Horizontal borde Vertical border is on if VDSPLB_INV is set as follows 1: VTDSPLB < < VBDSPLB |
| [7] | R/W R/w | VDSPLB_INV | 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HLDSPLB or HRDSPLB < Horizontal borde Vertical border is on if VDSPLB_INV is set as follows 1: VTDSPLB < VBDSPLB 0: Vertical border < VTDSPLB or VBDSPLB < Vertical border Border style 1: mesh |
| [7] [6] [5] | R/W R/w R/W | VDSPLB_INV HDSPLB_STY | 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HLDSPLB or HRDSPLB < Horizontal borde Vertical border is on if VDSPLB_INV is set as follows 1: VTDSPLB < VBDSPLB 0: Vertical border < VTDSPLB or VBDSPLB < Vertical border Border style 1: mesh 0: solid |
| [7] | R/W R/w | VDSPLB_INV | 1: HLDSPLB < Horizontal border < HRDSPLB 0: Horizontal border < HLDSPLB or HRDSPLB < Horizontal borde Vertical border is on if VDSPLB_INV is set as follows 1: VTDSPLB < VBDSPLB 0: Vertical border < VTDSPLB or VBDSPLB < Vertical border Border style 1: mesh |
| [7] [6] [5] | R/W R/w R/W | VDSPLB_INV HDSPLB_STY | 1: HLDSPLB < Horizontal border < HRDSPLB |

3.3.25 Right Display Border Configuration LSB Register

Address Offset: 8Ah Default Value: 00h Access: Read/Write Size: 8 bits

| | | S | 2 | c |
|--|--|---|---|---|
| | | | | |
| | | | | |
| | | | | |

| Bit | Access | Symbol | Description |
|-------|--------|--------------|---|
| [7:0] | R/W | HRDSPLB[7:0] | When Output pixel's index is greater than HRDSPLB, output pixel value is assigned as right display border |
| | | | {FMCLRRDE, FMCLRGRN , FMCLRBLU} |

3.3.26 Right Display Border Configuration MSB Register

| Address Offset: |
|-----------------|
| Default Value: |

8Bh

00h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | HRDSPLB[11:8] | |

3.3.27 Top Display Border Configuration LSB Register

| | ss Offset: It Value: | 8Ch 00h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|--------------|------------------|----------------------|------|
| Bit | Access | Symbol | | Descript | tion |
| [7:0] | R/W | VTDSPLB[7:0] | | | |

3.3.28 Top Display Border Configuration MSB Register

| | ss Offset: t Value: | 8Dh 00h | Access: Size: | Read/Write 8 bits |
|-------|------------------------|------------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:6] | R/W | HDSPLB_GRID[1:0] | | H grip precision, |
| | | | | 00b: 1 pixel |
| | | | | 01b: 4 pixels |
| | | | | 10b: 16 pixels |
| | | | | 11b: 32 pixels |
| [5:4] | R/W | VDSPLB_GRID[1:0] | | V grip precision |
| | | | | 00b: 1 line |
| | | | | 01b: 4 lines |
| | | | | 10b: 16 lines |
| | | | | 11b: 32 lines |
| [3:0] | R/W | VTDSPLB[11:8] | | |

3.3.29 Bottom Display Border Configuration LSB Register

Address Offset: 8Eh Default Value: 00h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|--------------|-------------|
| [7:0] | R/W | VBDSPLB[7:0] | |

3.3.30 Bottom Display Border Configuration MSB Register

Address Offset: 8Fh Default Value: 00h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | VBDSPLB[11:8] | |

3.4 Color Space Converter Register Set

3.4.1 Image Function Control Register

| Address Offset: | 90h |
|-----------------|-----|
| Default Value: | 00h |

Access: Read/Write Size: 8 bits

| | Access | Symbol | | Description |
|-------|--------|-----------|-----------|----------------------------|
| [7:6] | R/W | GATS[1:0] | Gamma Ta | ble Select. Default=2'b00. |
| | | | GATS[1:0] | Polarity |
| | | | 2'b11 | Gamma Table R |
| | | | 2'b10 | Gamma Table G |
| | | | 2'b01 | Gamma Table B |
| | | | 2'b00 | All 3 |
| [5] | R/W | RESERVED | | |
| [4] | R/W | RESERVED | | Reserved |
| [3] | R/W | RESERVED | | Reserved |
| [2] | R/W | EN_CSC | | Enable CSC |
| [1] | R/W | EN_GAMMA | I | Enable Gamma. |
| [0] | R/W | EN_DITHER | E | Enable Dithering. |

3.4.2 Built-in Pattern Generator Control Register

Address Offset: 91h Default Value: 0Ch Access: Read/Write Size: 8 bits

| Donad | int value. | 0011 | | |
|-------|------------|----------|---|---|
| | Access | Symbol | De | scription |
| [7] | R/W | EFMCLR | finea color on LCD panel. | olor Scaler's color and show user- 0x9F for user-defined color. |
| [6] | R/W | ESLDSW | Thi, Jit may enable pattern g sequentially. EFMCLR, ESLDSW 2'b00 2'b01 2'b10 2'b10 2'b11 | |
| [5] | R/W | PLBIT | | te 8-bit patterns e 6-bit patterns |
| [4] | R/W | RESERVED | | |
| [3:0] | R/W | PTN | Show nth pattern on LCD pa When Both EFMCLR and ES generator may show 0, 1 ,2 . parrerns we can show on LC | up to PTNth. There are 12 |

3.4.3 GAMMA Table Address Port Register

| | ss Offset: It Value: | 93h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|---|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | GAMMA ADR | Gamma | coefficient table address. The Index range is 00h~20h |

| | ss Offset: It Value: | 94h 00h | Access: Size: | Read/Write 8 bits | |
|--------------|------------------------------------|-------------------------------------|------------------|----------------------|---|
| | | | 5126. | | |
| Bit | Access R/W | Symbol | | | Description efficient write data port. |
| [7:0] | R/ VV | GAMMA_WR_D | | Gamma co | encient whie data port. |
| .4.5 | Black Le | evel Expansion Th | hreshold | | |
| | ss Offset: | 95h | Access: | Read/Write | |
| Defaul | t Value: | 10h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | BLE_TH | | | |
| .4.6 | VIP Blac | k level Expansio | n Gain / Of | fset Contro | l Register |
| | ss Offset: | 96h | Access: | Read/Write | . registor |
| Defaul | ItValue: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:4] | R/W | BLE_GAIN | | | |
| [3:2] | R/W | RESERVED | | | |
| [1:0] | R/W | BLE_OFFSET | | | |
| | 000 V 6 | | | | |
| | CSC Y C | | A | | |
| | ss Offset: It Value: | 97h 9Ah | Access: Size: | Read/Write 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | YCoefCSC | | | 7-bit fixed point |
| | | | | | |
| | | d Coef of Cr | A | Deed/Mrite | |
| | ss Offset: It Value: | 98h A6h | Access: Size: | Read/Write 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | CrCoef_R | | | 7-bit fixed point |
| [1:0] | 14,11 | | | | |
| | | een Coef of Cb | | | |
| | ss Offset: | 99h | Access: | Read/Write | |
| | | | Size. | | |
| | | - | | | • |
| [7:0] | R/W | CbCoet_G | | 0. | 8-bit fixed point |
| Bit [7:0] | lt Value: Access R/W | 64h Symbol CbCoef_G | Size: | | Description 8-bit fixed point |
| | | | | | |
| | | | | | |
| | | an Coof of Co | | | |
| 3.4.10 | | een Coef of Cr | Δ | | |
| Addres | CSC Gre ss Offset: It Value: | een Coef of Cr 9Ah D0h | Access: Size: | Read/Write 8 bits | |

| [7:0] | R/W | CrCoef_G | 0.8-bit fixed point |
|--|---|--|--|
| l.11 | CSC Blu | le Coef of Cb | |
| | ss Offset: It Value: | 9Bh 81h | Access: Read/Write Size: 8 bits |
| Bit | Access | | Description |
| [7:0] | R/W | CbCoef_B | 2.6-bit fixed point |
| .12 | Pattern | Color Gradient & | Dithering Mode Register |
| Addre | ss Offset: It Value: | 9Ch 00h | Access: Read/Write Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:4] | R/W | CLRGRDT[3:0] | When both ESLDSW and EFMCLR are enabled, CLRGRDT may s color gradient at pattern 2, 3,4,5 |
| [3:2] | R/W | RESERVED | |
| [1:0] | R/W | DITHER_MD | Dithering mode. It is enabled by register 90h. |
| | | | DITHER_MD Output |
| | | | 2'b00 4-bit output |
| 1 | | | |
| | | | 2'b01 5-bit output |
| | | | 2'b01 5-bit output 2'b10 6-bit output 2'b11 7-bit output |
| | Frame C ss Offset: lt Value: | Olor Red Configu | 2'b10 6-bit output 2'b11 7-bit output |
| Addre Defau | ess Offset: It Value: | 9Dh 00h | 2'b10 6-bit output 2'b11 7-bit output Juration Register Access: Read/Write Size: 8 bits |
| Addre Defau Bit | ss Offset: | 9Dh | 2'b10 6-bit output 2'b11 7-bit output Juration Register Access: Read/Write Size: 8 bits Description |
| Addre Defau Bit [7:0] | ss Offset: It Value: Access R/W | 9Dh 00h Symbol FMCLRRDE | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. |
| Addre Defau <u>Bit</u> [7:0] | Access R/W | 9Dh 00h Symbol FMCLRRDE | 2'b10 6-bit output 2'b11 7-bit output Juration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. |
| Addre Defau [7:0] | Access R/W Frame C SS Offset: It Value: | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits |
| Addre Defau [7:0] Addre Defau Bit | Access Access R/W Frame C ss Offset: It Value: Access | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h Symbol | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits Description Description Description |
| Addre Defau [7:0] | Access R/W Frame C SS Offset: It Value: | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits |
| Addre Defau [7:0] A.14 Addre Defau [7:0] A.15 | Access R/W Frame C ss Offset: It Value: Access R/W Frame C | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h Symbol FMCLRGRN | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits Description 8 bits of green color depth for frame color. uration Register uration Register |
| Addre Defau [7:0] Addre Defau Bit [7:0] Addre | Access Access R/W Frame C SS Offset: Ut Value: Access R/W Access R/W | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h Symbol FMCLRGRN | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits Description access: Read/Write Size: 8 bits Description 8 bits of green color depth for frame color. |
| Addre Defau [7:0] Addre Defau Bit [7:0] Addre | Access R/W Frame C ss Offset: It Value: Access R/W Frame C ss Offset: | 9Dh 00h Symbol FMCLRRDE Color Green Confi 9Eh 00h Symbol FMCLRGRN Color Blue Configu 9Fh | 2'b10 6-bit output 2'b11 7-bit output Jration Register Access: Read/Write Size: 8 bits Description 8 bits of red color depth for frame color. iguration Register Access: Read/Write Size: 8 bits Description 8 bits of green color depth for frame color. Undependent of the state of the |

3.5 OSD Register Set

(For detail OSD description, please refer to 2 Theory of Operation--OSD section.)

OSD Configuration Index Port Register 3.5.1 Address Offset: A0h Write Only Access: **Default Value:** 00h Size: 8 bits Access Symbol Description Bit W [7:0] OSD_CFG_INDEX **OSD** Configuration Address Port 3.5.2 **OSD Configuration Data Port Register** Address Offset: A1h Access: Read/Write **Default Value:** 00h Size: 8 bits Bit Access Symbol Description R/W OSD_CFG_DATA **OSD** Configuration Data Port [7:0] 3.5.3 **OSD RAM Address Port LSB Register** Read/Write Address Offset: A2h Access: **Default Value:** 00h Size: 8 bits Bit Symbol Description Access [7:0] R/W OSD_RAM_AL OSD RAM Address Port LSB 3.5.4 **OSD RAM Address Port MSB Register** Address Offset: Read/Write A3h Access: Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W OSD_RAM_AH [7:0] OSD RAM Address Port MSB 3.5.5 **OSD RAM Data Port Register** Address Offset: A4h Read/Write Access: Default Value: 8 bits 00h Size:

| Bit | Access | Symbol | Description |
|-------|--------|-----------|-------------------|
| [7:0] | R/W | OSD_RAM_D | OSD RAM Data Port |

3.5.6 Reserved

R/W

RESERVED

[7:0]

| | ss Offset: | A5h | Access: | Read/Write |
|-----|------------|--------|---------|-------------|
| | It Value: | 00h | Size: | 8 bits |
| Bit | Access | Symbol | | Description |

3.6 LCD Output Control Register Set

Display Window Horizontal Start LSB Register 3.6.1

| | ss Offset: It Value: | B0h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|------------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | DWHS_L | | Horizontal back porch. |

Display Window Horizontal Start MSB Register 3.6.2

| | ss Offset: It Value: | B1h 00h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|------------|------------------|----------------------|------------------|
| Bit | Access | Symbol | | D | escription |
| [7:4] | R/W | RESERVED | | | |
| [3:0] | R/W | DWHS_H | | Horizo | ontal back porch |
| [5.0] | 1\/ \/ | DWII5_II | | TIONZC | |

Display Window Vertical Start LSB Register 3.6.3

Address Offset: B2h Default Value: 00h

Access: Read/Write Sizo 8 hite

| Delau | t value. | 0011 | Size. o bits |
|-------|----------|--------|--|
| Bit | Access | Symbol | Description |
| [7:0] | R/W | DWVS_L | Vertical back porch. When PAUTO_SYNC is enabled, DWVS_L is set by auto-detection. Writing this register does not affect panel timing control if PAUTO_SYNC is enabled. |

Display Window Vertical Start MSB Register 3.6.4

B3h

00h

00h

| Address Offset: | |
|-----------------|--|
| Default Value: | |

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|--|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | DWVS_H | Vertical back porch. When PAUTO_SYNC is enabled, DWVS_H is set by auto-detection. Writing this register does not affect panel timing control if PAUTO_SYNC is enabled. |

3.6.5 **Display Window Horizontal Width LSB Register**

Address Offset: B4h Default Value:

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------|--------------------|
| [7:0] | R/W | DWHSZ_L | Horizontal Active. |

3.6.6 **Display Window Horizontal Width MSB Register**

| 0.0 | • | Diopidy | | · ···· | | |
|-----|-------|-------------------------|------------|------------------|----------------------|--|
| | | ss Offset: It Value: | B5h 00h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | Description | |
| | [7:4] | R/W | RESERVED | | | |
| | [3:0] | R/W | DWHSZ_H | | Horizontal Active. | |
| | | | | | | |

| .7 | Display | Window Vertica | al Width I SR | Register | |
|--------------|-------------------------|--------------------|------------------|----------------------|------------------------|
| Addre | ss Offset: It Value: | B6h 00h | Access: Size: | Read/Write 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | DWVSZ_L | | ۱ | /ertical Active. |
| | | | | | |
| .8 | | Window Vertica | | • | |
| | ss Offset: It Value: | B7h 00h | Access: Size: | Read/Write 8 bits | |
| | | | 0120. | | Description |
| Bit [7:4] | Access R/W | Symbol RESERVED | | | Description |
| [7:4] | R/W | DWVSZ_H | | | |
| | | • | | | |
| .9 | Display | Panel Horizont | al Total Dots | per Scan L | ine LSB Register |
| | ss Offset: | B8h | Access: | Read/Write | |
| | It Value: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | PH_TOT_L | | Output | horizontal total dots |
| .10 | Displav | Panel Horizont | al Total Dots | per Scan L | ine MSB Register |
| - | ss Offset: | B9h | Access: | Read/Write | |
| Defau | It Value: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:4] | R/W | RESERVED | | | |
| [3:0] | R/W | PH_TOT_H | | | |
| .11 | Disnlav | Panel Vertical | Total Lines n | er Frame I S | SB Register |
| | ss Offset: | BAh | Access: | Read/Write | |
| | It Value: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | PV_TOT_L | | Outpu | t vertical total lines |
| [] | | | | · | |
| .12 | Display | Panel Vertical | Total Lines p | | SB Register |
| | ss Offset: | BBh | Access: | Read/Write | |
| | It Value: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | | Description |
| [7:4] | R/W | RESERVED | | | |
| [3:0] | R/W | PV_TOT_H | | | |
| .13 | Display | Panel HSYNC \ | Nidth LSB Re | eaister | |
| | ss Offset: | BCh | Access: | Read/Write | |
| | It Value: | 00h | Size: | 8 bits | |
| | | | | | |
| | Access | Symbol | | | Description |

Display Panel HSYNC Width MSB Register 3.6.14 Address Offset: BDh Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W RESERVED [7:4] [3:0] R/W PH_PW_H 3.6.15 **Display Panel VSYNC Width LSB Register** Address Offset: BEh Read/Write Access: **Default Value:** 00h Size: 8 bits Symbol Description Bit Access [7:0] R/W PV_PW_L **Display Panel VSYNC Width MSB Register** 3.6.16 Address Offset: BFh Read/Write Access: **Default Value:** 00h Size: 8 bits Bit Access Symbol Description R/W RESERVED [7:4] PV_PW_H R/W [3:0] 3.6.17 Panel Output Signal Control 1 Register Address Offset: C0h Access: Read/Write **Default Value:** 00h Size: 8 bits Access Symbol Description [7:6] R/W OUTFMT [5:3] R/W RESERVED R/W POUT_CTL1[2] PHSYNC Polarity. Default=0. [2] POUT_CTL1[2] Polarity ACTIVE LOW 0 ACTIVE HIGH 1 POUT_CTL1[1] PVSYNC Polarity. Default=0. [1] R/W POUT_CTL1[1] Polarity ACTIVE LOW 0 ACTIVE HIGH 1 [0] R/W POUT_CTL1[0] PDE polarity. Default=0. POUT_CTL1[0] Polarity ACTIVE LOW 0 ACTIVE HIGH 1 Panel Output Signal Control 3 Register 3.6.18 Address Offset: C1h Read/Write Access:

| Default Value: | 00h | Size: | 8 bits |
|----------------|--------|-------------|--------|
| Bit Access | Symbol | Description | |
| | -, | Description | |

| Bit | Access | Symbol | Description |
|-------|--------|----------|---------------------------|
| [7:4] | R/W | RESERVED | |
| [3] | R/W | DCLK_INV | DCLK Polarity. Default=0. |
| | | | DCLK_INV Mode |
| | | | 0 Normal |
| | | | 1 Inverted |
| [2] | R/W | Reserved | |
| [1:0] | R/W | Reserved | |

3.6.19 Panel VSYNC Frame Delay Control Register

Address Offset: C2h Default Value: 00h Access: Read/Write Size: 8 bits

| Bit | Access | | Description |
|-------|--------|--------------|---|
| [7] | R/W | VO_INTERLACE | Convert interlaced input timing for Output timing generation. |
| [6:5] | R/W | Reserved | |
| [4] | R/W | PSYNC_STR | 1:Block input vsync triggering on output vsync 0: Allow input vsync to trigger output vsync |
| [3] | R/W | ELASTPHS | 0= Short line, i.e., last hsync is less than 1.0 line 1= Long line, i.e.,last hsync is greater than 1.0 line |
| [2] | R/W | EN_SAVE_REC | Save recovery mode |
| [1] | R/W | IGNORE_VSYNC | Ignore the input VSYNC. This can be used for output free run when input VSYN is not available |
| [0] | R/W | Reserved | |

3.6.20 Panel VSYNC Frame Delay Line Count LSB Register

| | ss Offset: It Value: | C3h 00h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|------------|------------------|----------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:0] | R/W | PV DELAY L | | | |

3.6.21 Panel VSYNC Frame Delay Line Count MSB Register

Address Offset: C4h Default Value: 00h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | |
|-------|--------|------------|--|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | PV_DELAY_H | Delay last stage VSync output, in the unit of output HSync leading edge. |

3.6.22 Output RGB Reordering Register

Address Offset: C7h

Access: Read/Write

| | Defau | lt Value: | 00h | Size: | 8 bits | |
|-------|---|---|--|---|---|--|
| | | | | | | |
| | Bit | Access | Symbol | - | | |
| | [7:4] | R/W | RESERVED | | | |
| | [3] | R/W | BIGENDIANE | | | of RGB on even channel |
| | [2:0] | R/W | RGBSWAPE | | 8 | See diagram |
| 3.6.2 | | - | PLL Divider 1 Reg | ister | | |
| | | ss Offset: | C8h | Access: | Read/Write | |
| | Defau | It Value: | 7Ch | Size: | 8 bits | |
| | Bit | Access | Symbol | | | |
| | [7] | R/W | Reserved | | | |
| | [6:0] | R/W | PLLDIV_F | | PLL feedbac | k divider. Default=124. |
| 3.6.2 | 24 | Output F | PLL Divider 2 Reg | ister | | |
| | | ss Offset: | C9h | Access: | Read/Write | |
| | | It Value: | 1Bh | Size: | 8 bits | |
| | Bit | Access | Symbol | | | |
| | [7:5] | R/W | Reserved | | | |
| | [4:0] | R/W | PLLDIV_I | | PLL Input | Divider. Default=27. |
| | [] | | | <u>^</u> | | |
| 3.6.2 | 25 | Output F | PLL Divider 3 Reg | ister | | |
| | Addre | ss Offset: | CAh | Access: | Read/Write | |
| | | | | | | |
| | Defau | It Value: | 01h | Size: | 8 bits | |
| | Defau Bit | It Value: Access | 01h Symbol | Size: | | Description |
| | | | | Size: | | Description JX Function Select |
| | Bit | Access | Symbol | | | JX Function Select Mode |
| | Bit | Access | Symbol | | PLL MU PLLMX 2'b00 | JX Function Select Mode PLLCLK |
| | Bit | Access | Symbol | | PLL MU PLLMX 2'b00 2'b01 | JX Function Select Mode PLLCLK Bypass PLL |
| | Bit | Access | Symbol | | PLL MU PLLMX 2'b00 2'b01 2'b10 | JX Function Select Mode PLLCLK Bypass PLL Keep High |
| | Bit | Access | Symbol | | PLL MU PLLMX 2'b00 2'b01 | JX Function Select Mode PLLCLK Bypass PLL |
| | Bit [7:6] | Access R/W | Symbol PLLMX | | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b10 2'b11 | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W | Symbol PLLMX PLLPD | | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b10 2'b11 | JX Function Select Mode PLLCLK Bypass PLL Keep High |
| | Bit [7:6] | Access R/W R/W R/W | Symbol PLLMX PLLPD Reserved | | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 Power down I | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W | Symbol PLLMX PLLPD | | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 Power down I | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W R/W | Symbol PLLMX PLLPD Reserved | PLL additiona | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b10 2'b11 Power down I al divider | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W R/W | Symbol PLLMX PLLPD Reserved | PLL additiona 0: no divider | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 Power down I al divider 2 | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W R/W | Symbol PLLMX PLLPD Reserved | PLL additiona 0: no divider 1: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 2'b11 Power down I Power down I | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| | Bit [7:6] | Access R/W R/W R/W | Symbol PLLMX PLLPD Reserved | PLL additiona 0: no divider 1: divided by 2: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] | Access R/W R/W R/W R/W | Symbol PLLMX PLLPD Reserved dPLL_ExDiv | PLL additiona 0: no divider 1: divided by 2: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High Display PLL . high active |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] | Access R/W R/W R/W R/W Digital P | Symbol PLLMX PLLPD Reserved dPLL_ExDiv PLLDIV_O Phase Delay | PLL additiona 0: no divider 1: divided by 2: divided by 3: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High Display PLL . high active |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] 26 Addre | Access R/W R/W R/W R/W | Symbol PLLMX PLLPD Reserved dPLL_ExDiv PLLDIV_O | PLL additiona 0: no divider 1: divided by 2: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 2'b11 Power down I al divider 2 4 8 PLL Outpu | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High Display PLL . high active |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] 26 Addre | Access R/W R/W R/W R/W R/W Digital P ss Offset: | Symbol PLLMX PLLPD Reserved dPLL_ExDiv PLLDIV_O Phase Delay CBh | PLL additiona 0: no divider 1: divided by 2: divided by 3: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 2'b11 Power down I Power down I al divider 2 4 8 PLL Outpu Read/Write | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High Display PLL . high active |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] 26 Addre Defau Bit | Access R/W R/W R/W R/W R/W Digital P ss Offset: It Value: Access | Symbol PLLMX PLLPD Reserved dPLL_ExDiv PLLDIV_O Phase Delay CBh 00h Symbol | PLL additiona 0: no divider 1: divided by 2: divided by 3: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 2'b11 Power down I al divider 2 4 8 PLL Outpu Read/Write 8 bits | JX Function Select Mode PLLCLK Bypass PLL Keep High Comparison Display PLL . high active ut Divider. Default=1. |
| 3.6.2 | Bit [7:6] [5] [4] [3:2] [1:0] 26 Addre Defau | Access R/W R/W R/W R/W R/W Digital P ss Offset: It Value: | Symbol PLLMX PLLPD Reserved dPLL_ExDiv PLLDIV_O Phase Delay CBh O0h | PLL additiona 0: no divider 1: divided by 2: divided by 3: divided by | PLL MU PLLMX 2'b00 2'b01 2'b10 2'b11 2'b11 Power down I al divider 2 4 8 PLL Outpu Read/Write 8 bits | JX Function Select Mode PLLCLK Bypass PLL Keep High Keep High Display PLL . high active |

3.6.27 Digital Phase Delay

| | | ss Offset: It Value: | CCh 00h | Access: Size: | Read/Write 8 bits |
|---|-------|-------------------------|------------|------------------|----------------------|
| | Bit | Access | Symbol | | Description |
| | [7:4] | R/W | PHASE_3 | | Phase of CPH3 |
| Ē | [3:0] | R/W | PHASE 2 | Phase of CPH2 | |

3.6.28 Horizontal Main Display Start

| | ss Offset: It Value: | D8h 00h | Access: Size: | Read/Write 8 bits | | |
|-------|-------------------------|------------|------------------|----------------------|-------------|--|
| Bit | Access | Symbol | | | Description | |
| [7:0] | R/W | HMDISP_STR | | | | |

3.6.29 Horizontal Main Display Start

| D:4 | A | Cumphial | | | Deee |
|-----|-------------------------|------------|------------------|----------------------|------|
| | ss Offset: It Value: | D9h 00h | Access: Size: | Read/Write 8 bits | |
| | | | | | |

| Bit | Access | Symbol | Description |
|-------|--------|------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | HMDISP_STR | |

3.6.30 Vertical Main Display Start

| Bit Access | Symbol | Description |
|-----------------|--------|--------------------|
| Address Offset: | DAh | Access: Read/Write |
| Default Value: | 00h | Size: 8 bits |

3.6.31 Vertical Main Display Start

R/W

| Address Offset: | DBh | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

VMDISP_STR

| Bit | Access | Symbol | Description |
|-------|--------|------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | VMDISP_STR | |

3.6.32 Horizontal Main Display Size

| Address Offset: | DCh |
|-----------------|-----|
| Default Value: | 00h |

[7:0]

| Access: | Read/Write |
|---------|------------|
| Size: | 8 bits |

| Defau | It Value: | 00h | Size: | 8 bits | |
|-------|-----------|-------------|-------|--------|-------------|
| Bit | Access | Symbol | | | Description |
| [7:0] | R/W | HMDISP_SIZE | | | |

3.6.33 Horizontal Main Display Size

| Default Value: | 05h | Size: | 8 bits |
|-----------------|-----|---------|------------|
| Address Offset: | DDh | Access: | Read/Write |

| Bit | Access | Symbol | Description |
|-------|--------|-------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | HMDISP_SIZE | |

3.6.34 Vertical Main Display Size

| | ss Offset: It Value: | DEh 00h | Access: Size: | Read/Write 8 bits |
|-----|-------------------------|-------------|------------------|----------------------|
| Bit | Access | | | Description |
| | R/W | VMDISP SIZE | | |

3.6.35 Vertical Main Display Size

Address Offset: DFh Default Value: 04h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|-------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | VMDISP_SIZE | |

3.6.36 Power Management Control Register

| Address Offset: | E0ł |
|-----------------|-----|
| Default Value: | 0Ał |

E0h 0Ah Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-----|--------|-----------|--|
| [7] | R/W | TPDB | Default=1. When writing 0 to this bit, power down whole chip/pull down pads. |
| [6] | R/W | RESERVED | |
| [5] | R/W | PDADC_B | Power Down ADC. Low active. |
| [4] | R/W | PDC_B | Power Down Comb Video Decoder. For internal software test. Low active. |
| [3] | R/W | LLCK3_OEN | LLCK3 Output enable |
| [2] | R/W | LLCK2_OEN | LLCK2 Output enable |
| [1] | R/W | LLCK1_OEN | LLCK1 Output enable |
| [0] | R/W | PWDNTC | Power Down DC Interface. Low active. |

3.6.37 Output Pin Configuration

| Address Offset: | E1h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

| | Access | Symbol | De | escription |
|-------|--------|------------|------------|-------------|
| [7:6] | R/W | RowSTV_Sel | | |
| | | | RowSTV_Sel | Mode |
| | | | 2'b00 | Output both |
| | | | 2'b01 | Output both |
| | | | 2'b10 | Output STV1 |
| | | | 2'b11 | Output STV2 |
| [5,4] | DAM | | | |
| [5:4] | R/W | ColSTH_Sel | | Mada |
| | | | ColSTH_Sel | Mode |
| | | | 2'b00 | Output both |
| | | | 2'b01 | Output both |
| | | | 2'b10 | Output STH1 |
| | | | 2'b11 | Output STH2 |
| | | | | |
| [3] | R/W | UD_SEL | | |
| [2] | R/W | LR_SEL | | |

| Bit | Access | Symbol | Description |
|-----|--------|--------------|---|
| [1] | R/W | Ext_POLC_sel | 1: Takes external POL. 0: Internal POL |
| [0] | R/W | PTsync_sel | 1: Output VSO and HSO. 0: Output TCON signals |

3.6.38 **Shadow Control**

Address Offset: E2h Default Value: 00h

Read/Write Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|-------------------|-------------|
| [7:5] | R/W | Reserved | |
| [4] | R/W | Shadow_enable | |
| [3:1] | R/W | Reserved | |
| [0] | R/W | Shadow_update_set | |

3.6.39 **DAC Power Management**

| | ss Offset: It Value: | E3h 00h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|------------|------------------|----------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:4] | R/W | RESERVED | | | |

| ыт | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:4] | R/W | RESERVED | |
| [3] | R/W | SL | |
| [2] | R/W | SLR | |
| [1] | R/W | SLG | |
| [0] | R/W | SLB | |

3.6.40 **PWM General Control Register**

Address Offset: E8h Access: Read/Write Default Value: 00h Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------------|---|
| [7:5] | R/W | RESERVED | |
| [4] | R/W | VPWME | Enable Volume PWM |
| [3] | R/W | RESERVED | |
| [2:0] | R/W | VPWM_FREQ_SEL | This register allow base clock has 7 types of clock freqs divided from XCLK . |
| | | | 000 = XCLK 001 = XCLK/2^5 |
| | | | 010 = XCLK/2^7 |
| | | | 011 =XCLK/2^9 |
| | | | 100 =XCLK/2^11 |
| | | | 101= XCLK/2^13 |
| | | | 110=XCLK/2^15 |
| | | | 111=XCLK/2^17 |

3.6.41 PWM Active High Time Counter Register

| | ss Offset: It Value: | E9h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|--|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | VPWM_HIGH | This register | may allow volume PWM high time counted by base clock |
| | | | The | based clock is divide from XCLK , see 0xE8[2:0] |

3.6.42 Serial Bus Slave Device Address Register

Address Offset: F0h Default Value: 40h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|-------------|
| [7:4] | R/W | SDADDR | |
| [3:0] | R/W | Reserved | |

3.6.43

| | s Offset: t Value: | F1h 00h | Access: Size: | Read/Write 8 bits | | |
|-------|-----------------------|-------------|------------------|----------------------|---|---------------------|
| Bit | | Symbol | | | Description | |
| [7:4] | R/W | RESERVED | | | | |
| [3] | R/w | XBUS_EN | | Enable XBU | S for purpose of test m | oe. |
| [2] | R/W | I2CATINCADR | Enable 2-wire | | omatic address increme mode. Default=1'b1. | ent in multiple R/W |
| | | | | Mode | INC |] |
| | | | | 1'b0 | STOP INC | |
| | | | | 1'b1 | Auto INC |] |
| [1:0] | R/W | BUSCFG | | | | |
| | | | BI | USCFG | Mode | |
| | | | | 2'b00 | 2-wire bus | 3 |
| | | | | 2'b01 | 4-wire bus and 2-wire | bus co-exist |
| | | | | 2'b10 | 2-wire bus and V | GA DDC |
| | | | | 2'b11 | 2-wire bus and | BVSI |

3.6.44 Reserved

| | ss Offset: It Value: | F2h 00h | Access: Size: | Read Only 8 bits |
|-------|-------------------------|------------|------------------|---------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R | Reserved | | |

3.6.45 Vendor ID 1 Register

| | ss Offset: It Value: | F3h 54h | Access: Size: | Read Only 8 bits |
|-------|-------------------------|------------|------------------|---|
| Bit | Access | Symbol | | Description |
| [7:0] | R | VID_L | | Reading this register obtains ASCII code "T". Hex value is 54h |

| | ess Offset: ult Value: | F4h 57h | Access: Read Only Size: 8 bits |
|--------|---------------------------|---------------|--|
| Bit | Access | Symbol | Description |
| [7:0 |] R | VID_H | Reading this register obtains ASCII code "W". |
| 3.6.47 | | ID Register | |
| | ess Offset: ult Value: | F5h C1h | Access: Read Only Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0 |] R | DID | This field puts a part number in Hex "C1". |
| 8.6.48 | Revisio | n ID Register | |
| | ess Offset: ult Value: | F6h A1h | Access: Read Only Size: 8 bits |
| Bit | Access | Symbol | Description |
| [7:0 |] R | RID | This field puts a revision number in Hex "A1". |

3.6.49 Page Select Register

| Address Offset: | FF |
|-----------------|----|
| Default Value | 00 |

| | ss Offset: t Value: | FFh 00h | Access: Size: | Read/Write 8 bits | |
|-------|------------------------|------------|------------------|----------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:3] | R/W | RESERVED | | | |
| [2:0] | R/W | PAGE[2:0] | | | |

Serial Bus Register Set Page 1

3.7 TCON Register Set

| | ss Offset: It Value: | 20h 00h | Access: Size: | Read/Write Read/Write 8 bits | |
|-------------------|-------------------------|---------------------------|------------------|---|---|
| | | | | | |
| | | Protocol & Polari | | | |
| | ss Offset: It Value: | 21h 7Fh | Access: Size: | Read/Write 8 bits | |
| | Access | Symbol | — – | | Description |
| [7] | R/W | RESERVED | | | |
| | | | | | |
| [6] | R/W | GTOEPL | | This bit ca | n control GOE polarity |
| [6] | R/W | GTOEPL | | Mode | Туре |
| [6] | R/W | GTOEPL | | Mode 0 | Type Low-active |
| | | | | Mode 0 1 | Type Low-active Highactive |
| [6] | R/W R/W | GTOEPL | | Mode 0 1 Row Driv | Type Low-active Highactive rer start pulse polarity |
| | | | | Mode 0 1 Row Driv Mode | Type Low-active Highactive rer start pulse polarity Type |
| | | | | Mode 0 1 Row Driv Mode 0 | Type Low-active Highactive rer start pulse polarity Type Negative |
| [5] | R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 | Type Low-active Highactive rer start pulse polarity Type Negative Positive |
| | | | | Mode 0 1 Row Driv Mode 0 1 Data | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity |
| [5] | R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type |
| [5] | R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative |
| [5] | R/W R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode 0 1 | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive |
| [5] | R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data 0 1 Data | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Positive |
| [5] | R/W R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode 0 1 Data Mode | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Inversion Polarity Type |
| [5] | R/W R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data 0 1 Data | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Inversion Polarity Type Negative |
| [5] | R/W R/W | STVPL CLKVPL INVOPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode 0 1 Data Mode 0 1 | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Inversion Polarity Type Negative Positive Positive |
| [5] | R/W R/W | STVPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode 0 1 Data Mode 0 1 Column Driv | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Inversion Polarity Type Negative Positive er POL inversion polarity |
| [5] [4] [3] | R/W R/W | STVPL CLKVPL INVOPL | | Mode 0 1 Row Driv Mode 0 1 Data Mode 0 1 Data Mode 0 1 | Type Low-active Highactive rer start pulse polarity Type Negative Positive Inversion Polarity Type Negative Positive Inversion Polarity Type Negative Positive Positive |

| [1] | R/W | LPPL | Column Drive | er Latch Pulse polarity |
|-----|-----|-------|--------------|-------------------------|
| | | | Mode | Туре |
| | | | 0 | Negative |
| | | | 1 | Positive |
| [0] | R/W | STHPL | Column Driv | er Start Pulse polarity |
| | | | Mode | Туре |
| | | | 0 | Negative |
| | | | 1 | Positive |

Column Driver Latch Pulse Placement LSB Register 3.7.3

Address Offset: 22h Default Value:

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|--------------|--|
| [7:0] | R/W | CDLPPLM[7:0] | This register allows LP to place between 2 DE pulses |
| | | | counted by LLCK dot clock |
| | | | The reference point is the rising edge of DE. |

Column Driver Latch Pulse Placement MSB Register 3.7.4

Address Offset: 23h Default Value: 00h

03h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------------|--|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | CDLPPLM[11:8] | This register allows LP to place between 2 DE pulses |
| | | | counted by LLCK dot clock |
| | | | The reference point is the rising edge of DE. |

3.7.5 **Column Driver Latch Pulse Duration Control Register**

Address Offset: 24h Default Value:

ſ

Access: Size:

| Bit | Access | Symbol | Description |
|-------|--------|-------------|--|
| [7:0] | R/W | CDLPDU[7:0] | This register allows LP duration programmable. counted by LLCK dot clock. |

Read/Write

8 bits

3.7.6 **POL Placement LSB Register**

21h

| Address Offset: | 25h | Access: | Read/Write | |
|-----------------|-----|---------|------------|--|
| Default Value: | 00h | Size: | 8 bits | |
| | | | | |

| Bit | Access | Symbol | Description |
|------|--------|-------------|--|
| [7:4 | R/W | RESERVED | |
| [3:0 | R/W | POLPLM[7:0] | The reference point is the leading edge of DE. |

3.7.7 **POL Placement MSB Register**

| Address Offset: | 26h | Access: | Read/Write |
|-----------------|-----|---------|------------|
| Default Value: | 00h | Size: | 8 bits |

| Bit | Access | Symbol | Description |
|-------|--------|--------------|--|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | POLPLM[11:8] | The reference point is the leading edge of DE. |

| Bit [7:0] | t Value: | 27h 00h | Access: Size: | Read/Write 8 bits | |
|------------------------------------|--|----------------------------------|-----------------------------------|--|---------------------------------|
| | Access | Symbol | | Descri | otion |
| | R/W | CLKVPLM[7:0] | - | The reference point is the | |
| Addres | CLKV P ss Offset: t Value: | acement MSB Re 28h 00h | gister Access: Size: | Read/Write 8 bits | |
| Bit | Access | Symbol | | Descri | ption |
| [7:4] | R/W | RESERVED | | | |
| [3:0] | R/W | CLKVPLM[11:8] | - | The reference point is th | ne leading edge of DE |
| | | | | | |
| | | uration LSB Regis | | | |
| | ss Offset: t Value: | 29h 0Fh | Access: Size: | Read/Write 8 bits | |
| | | | 5126. | | |
| Bit | Access | Symbol | | Descri | |
| [7:0] | R/W | CLKVDU[7:0] | | The reference point is | leading edge of DE |
| 11 | CLKV D | uration MSB Regi | ster | | |
| | s Offset: | 2Ah | Access: | Read/Write | |
| | t Value: | 00h | Size: | 8 bits | |
| Bit | Access | Symbol | | Descri | otion |
| [7:4] | R/W | RESERVED | | | |
| [3:0] | R/W | CLKVDU[11:8] | | The reference point is the | ne leading edge of DE |
| | | | | | |
| | | sition Placement F | - | Read/Write | |
| Addres | STH Pos ss Offset: t Value: | sition Placement F 2Bh 01h | Register Access: Size: | Read/Write 8 bits | |
| Addres | ss Offset: | 2Bh | Access: | | ption |
| Addres Default | ss Offset: t Value: | 2Bh 01h | Access: | 8 bits | ption |
| Addres Default | ss Offset: t Value: Access | 2Bh 01h Symbol | Access: Size: | 8 bits Descri | ption ead DE 0, 1 or 2 CLKHs |
| Address Default Bit [7:2] | ss Offset: t Value: Access R/W | 2Bh 01h Symbol RESERVED | Access: Size: | 8 bits Descri s register allows STH le Mode | ead DE 0, 1 or 2 CLKHs Type |
| Address Default Bit [7:2] | ss Offset: t Value: Access R/W | 2Bh 01h Symbol RESERVED | Access: Size: | 8 bits Descri s register allows STH le | ead DE 0, 1 or 2 CLKHs |

3.7.13 Reserved

Address Offset: 2Ch Access: Read/Write

| | Defaul | lt Value: | 00h | | Size: | 8 bits | |
|-------|----------------------------------|---|----------------------------|--------------------|------------------------------|----------------------|-------------|
| | Bit | Access | | Symbol | | | Description |
| | [7:0] | R/W | | RESERVED | | | |
| | [] | | | | | | |
| 3.7.1 | 14 | Gate Dri | ver F | Predriving | | | |
| | | ss Offset: | 2Dh | | Access: | Read/Write | |
| | Defau | It Value: | 05h | | Size: | 8 bits | |
| | Bit | Access | | Symbol | | | Description |
| | [7:0] | R/W | | GDPreDu | | | |
| 3.7.1 | 15 | Reserve | d | | | | |
| 5.7. | - | ss Offset: | 2Eh | | Access: | Read/Write | |
| | | It Value: | 00h | | Size: | 8 bits | |
| | Bit | Access | | Symbol | | | Description |
| | [7:0] | R/W | | RESERVED | | | |
| | [1:0] | 10,11 | | | | | |
| 3.7.1 | 16 | Reserve | d | | | | |
| | | ss Offset: | 2Fh | | Access: | Read/Write | |
| | Defau | It Value: | 00h | | Size: | 8 bits | |
| | Bit | Access | | Symbol | | | Description |
| | [7:0] | R/W | | RESERVED | | | |
| 3.7.1 | Addres | Row Dri ss Offset: lt Value: | ver C 30h 00h | Configuration | Register Access: Size: | Read/Write 8 bits | |
| | Bit | Access | | Symbol | | | Description |
| | [7:1] | R/W | | RESERVED | | | |
| | [0] | R/W | | STVOFFSET | | | |
| 074 | | | | | | | Devieter |
| 3.7.1 | | | | DE Pulse Posi | | | Register |
| | | ss Offset: It Value: | 31h 0Fh | | Access: Size: | Read/Write 8 bits | |
| | _ | _ | | | 01201 | 0 5110 | - |
| | Bit | Access | | Symbol | | | Description |
| | [7:0] | R/W | | GOEPL[7:0] | | | |
| 3.7.1 | 19 | Gate Dri | ver (| DE Pulse Posi | tion Place | ment MSB | Register |
| | | | | | | | |
| | | ss Offset: | 32h | | Access: | Read/Write | |
| | Addres | ss Offset: It Value: | 32h 00h | | Access: Size: | Read/Write 8 bits | |
| | Addres | | | Symbol | | | Description |
| | Addre: Defau | lt Value: | | Symbol RESERVED | | | Description |
| | Addres Defau Bit | It Value: Access | 00h | | | | Description |
| | Addres Defaul Bit [7:4] | t Value: Access R/W | 00h | RESERVED | | | Description |
| | Addres Defaul Bit [7:4] | t Value: Access R/W | 00h | RESERVED | | | Description |

3.7.20 Gate Driver OE Pulse Duration LSB Register

| | ss Offset: It Value: | 33h 0Fh | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | GOEDU[7:0] | | |

3.7.21 Gate Driver OE Pulse Duration MSB Register

Address Offset: 34h

Access: Read/Write

| Bit Access Symbol Description [7:4] R/W RESERVED | Defau | it value: | UUN | Size: | 8 Dits |
|--|-------|-----------|-------------|-------|-------------|
| | Bit | Access | s Symbol | | Description |
| | [7:4] | R/W | RESERVED | | |
| | [3:0] | R/W | GOEDU[11:8] | | |

3.7.22 STV Offset Register

| Address Offset: | 35h |
|-----------------|-----|
| Default Value: | 00h |

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|-------------|-------------|
| [7:0] | R/W | STVOFF[7:0] | |

3.8 ITU - 656 Decoder Register Set

ITU-656 Decoder HS Delay 3.8.1

| Address Offset: | D |
|-----------------|----|
| Default Value: | 30 |

0h 30h

Read/Write Access: Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------------|---------------------------|
| [7:0] | R/W | HS_DELAY656[7:0] | Unit: Cycles of Half VCLK |

ITU-656 Decoder HS Delay 3.8.2

| | ss Offset: It Value: | D1h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|-------------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | RESERVED | | |
| [3:0] | R/W | HS_DELAY656[11:8] | | |

3.8.3 ITU-656 Decoder HS Pulse Width

Address Offset: D2h Default Value: 20h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------------|---------------------------|
| [7:0] | R/W | HS_WIDTH656[7:0] | Unit: Cycles of Half VCLK |

3.8.4 ITU-656 Decoder VS Delay

| Address Offset: | D3h |
|-----------------|-----|
| Default Value: | 01h |

Access: Size:

Size:

Read/Write 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------------|-------------|
| [7:0] | R/W | VS_DELAY656[7:0] | Unit: HS |

ITU-656 Decoder VS Pulse Width 3.8.5

| Address Offset: | D4h | |
|-----------------|-----|--|
| Default Value: | 01h | |

Access: Read/Write 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------------|-------------|
| [7:0] | R/W | RESERVED | |
| [3:0] | R/W | VS_WIDTH656[3:0] | Unit: HS |

ITU-656 Decoder HDE Start 3.8.6

| | ss Offset: It Value: | D5h 00h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|----------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:0] | R/W | HSTART656[7:0] | Unit: Pixel | |

3.8.7 ITU-656 Decoder HDE Start

| 3.8.7 | | ITU-656 | Decoder HDE Star | t | | |
|-------|--------------------------------|------------------------|-------------------|------------------|----------------------|-------------|
| | Addres | ss Offset: | D6h | Access: | Read/Write | |
| | Defaul | t Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:4] | R/W | RESERVED | | | |
| | [3:0] | R/W | HSTART656[11:8] | | | Unit: Pixel |
| 3.8.8 | | ITU-656 | Decoder HDE Size | | | |
| | | ss Offset: t Value: | D7h D0h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | HSIZE656[7:0] | | | Unit: Pixel |
| 3.8.9 | 3.8.9 ITU-656 Decoder HDE Size | | | | | |
| | | ss Offset: t Value: | D8h 02h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:4] | R/W | RESERVED | | | |
| | [3:0] | R/w | HSIZE656[11:8] | | | Unit: Pixel |
| | • | | | | | |
| 3.8.1 | 0 | 110-656 | Decoder Odd Field | d VDE Sta | rt | |
| | | ss Offset: | D9h | Access: | Read/Write | |
| | Defaul | t Value: | 00h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | OVSTART656[7:0] | | | Unit: HS |
| | | | | | | |

3.8.11 ITU-656 Decoder Odd/Even Field VDE Start

| - | Defau | ss Offset: It Value: | DAh 00h | Access: Size: | Read/Write 8 bits |
|---|-------|-------------------------|------------|------------------|----------------------|
| | Bit | Access | Symbol | Description | |
| | [7] | R/W | EVPluse1 | | Even Filed VDE Start |

| | | | 1: EVSTART656=OVSTART + 1 |
|-------|-----|------------------|---------------------------|
| | | | 0: EVSTART656=OVSTART |
| [6:4] | R/W | RESERVED | |
| [3:0] | R/W | OVSTART656[11:8] | Odd Filed VDE Start |
| | | | Unit: HS |

3.8.12 ITU-656 Decoder VDE Size

| Address Offset: Default Value: | | DBh F0h | Access: Size: | Read/Write 8 bits | |
|-----------------------------------|--------|---------------|------------------|----------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:0] | R/W | VSIZE656[7:0] | | Unit: HS | |

ITU-656 Decoder VDE Size 3.8.13

| Address Offset: | Ľ |
|-----------------|---|
| Default Value: | C |

DCh 00h

Read/Write Access: 8 bits Size:

| Bit | Access | Symbol | Description |
|-------|--------|----------------|-------------|
| [7:4] | R/W | RESERVED | |
| [3:0] | R/W | VSIZE656[11:8] | Unit: HS |

3.8.14 ITU-656 Decoder VCLK Tuning

| | ss Offset: It Value: | DEh 02h | Access: Size: | Read/Write 8 bits | |
|-------|-------------------------|------------|------------------|----------------------|--|
| Bit | Access | Symbol | | Description | |
| [7:2] | R/W | RESERVED | | | |
| [1] | R/W | VCLK_INV | | | |
| [0] | R/W | VCLK_DLY | | Unit: 2ns | |

ITU-656 Decoder Format Control 3.8.15

| Address Offset: | DFh |
|-----------------|-----|
| Default Value: | 4Ch |

Access: Read/Write 8 bits Size:

| Bit | Access | Symbol | Description |
|-------|--------|----------|--|
| [7] | R/W | RESERVED | |
| [6] | R/W | ODDF_INV | Filed flag indicator 0: 1 st field =0, 2 nd field=1 1: 1 st filed =1, 2 nd field=0 |
| [5:4] | R/W | RESERVED | |
| [3] | R/W | UV_ALN | UV Align |
| [2] | R/W | UV_INTPL | 422-444 UV Interpolation |
| [1] | R/W | SIZE_DET | Read back Size of HDE and VDE 1:Enable 0:Disable |
| [0] | R/W | URBK_DET | 1:Keep previous detection 0:Update current detection |

Serial Bus Register Set Page 2

3.9 Y/C Separation and Chroma Decoder Register Set

3.1.1 Video Source Selection of Comb Filter

Address Offset: 00h Default Value: 00h Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|------------|--|
| [7:6] | | RESERVED | |
| [5] | R/W | PIXEL_CNT | Pixel per scan line. 0: 858 pixels (default) 1: 864 pixels |
| [4] | R/W | LINE_CNT | Scan lines per frame. 0 = 525 (default) 1 = 625 |
| [3:1] | R/W | TV_MODE | Video standard. 000 = NTSC (default) 001 = PAL (I,B,G,H,D,N) 010 = PAL (M) 011 = PAL (CN) 100 = SECAM |
| [0] | R/W | INPUT_MODE | Video format. 0 = composite (default) 1 = S-Video (separated Y/C) |

Bandwidth Control 3.9.1

Address Offset: 01h Default Value:

01h

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|---------------|--|
| [7] | R/W | CMPV_INV | This bit inverts the selection of analog input multiplexer when YPbPr is |
| | | | selected. |
| | | | 0 = Non-inverted |
| | | | 1 = inverted |
| [6] | R/W | CMPV_SEL | 0= S-video or CVBS |
| | | | 1 =YPbPr compoent video input |
| [5:4] | R/W | LUMA_FILTER | Luma notch filter bandwidth |
| [] | | | 00 = none (default) |
| | | | 01 = narrow |
| | | | 10 = medium |
| | | | 11 = wide |
| [3:2] | R/W | CHROMA_FILTER | Chroma low pass filter bandwidth |
| | | — | 0 = narrow |
| | | | 1 = wide |
| | | | 2 = extra wide |
| | | | 3 = extra wide |
| [1] | R/W | BURST_NUMBER | Burst gate width |
| | - | | 0 = 5 sub-carrier clock cycles |
| | | | 1 = 10 sub-carrier clock cycles |
| [0] | R/W | PED_ENABLE | Blank-to-black pedestal enable |
| 1 | | | 0 = no pedestal subtraction |
| | | | 1 = pedestal subtraction |

3.9.2 Y/C AGC Enable

| Address Offse Default Value: | : 02h 4fh | Access: Read/Write Size: 8 bits |
|---------------------------------|--------------|---|
| Bit Acces | s Symbol | Description |
| [7] R/W | GAIN_UPDATE | Gain updating mode. 0 = per line 1 = per field |
| [6] | REVSERVED | |
| [5:4] R/W | CLAMP_MODE | DC clamping position 00 = auto (default) 01 = backporch only 10 = synctip only 11 = off |
| [3] R/W | DGAIN_EN | Digital AGC enable 0 = off 1 = on |
| [2] R/W | RESERVED | |
| [1] R/W | C_AGC_EN | Fixed chroma AGC enable. 0 = off 1 = on |
| [0] R/W | L_AGC_EN | Fixed luma/composite AGC enable. 0 = off 1 = on |

3.9.3 Comb Filtering Mode

| 3 Comb F | iltering Mode | | |
|-----------------|---------------|---------|------------|
| Address Offset: | 03h | Access: | Read/Write |
| Default Value: | 00h | Size: | 8 bits |

| Bit | Access | Symbol | Description |
|-------|--------|-----------|--|
| [7:3] | R/W | RESERVED | |
| [2:0] | R/W | COMB_MODE | 000 = fully adaptive comb (2-D adaptive comb) (default) 010 = 5-tap adaptive comb filter (PAL mode only) 011 = must be used for S-Video 110 = 5-tap hybrid adaptive comb filter (PAL mode only) others = reserved. |

Luma AGC Target Value 3.9.4

| Address Offset: 04ł | Access: | Read/Write |
|---------------------|---------|------------|
| Default Value: ddł | Size: | 8 bits |
| Delault value. uu | 5126. | O DIIS |

| Bit | Access | Symbol | Description | | |
|-------|--------|-----------|------------------------------|----------------------|--|
| [7:0] | R/W | AGC LEVEL | Luma AGC target value. | | |
| 11 | | | Standard | Programming Value | |
| | | | NTSC M | DDh (221d) (default) | |
| | | | NTSC J | CDh (205d) | |
| | | | PAL B,D,G,H,I, COMB N, SECAM | DCh (220d) | |
| | | | PAL M,N | DDh (221d) | |

Y/C Output Control 3.9.5

| | ss Offset: It Value: | 07h 20h | Access: Size: | Read/Write 8 bits |
|-------|-------------------------|------------|------------------|----------------------|
| Bit | Access | Symbol | | Description |
| [7:6] | R/W | RESERVED | | |
| | | | | |

| | [5:4] | R/W | BLUE_SCREEN | This bit controls the blue screen mode. 00 = Disabled 01 = Enabled 10 = Auto (Default) 11 = reserved | | |
|----------------|--|--|--|---|--|--|
| | [3:0] | R/W | YC_DELAY | The range is [-5,7]. Default = 0. | | |
| 3.9.6 | | Luma C | ontrast | | | |
| | | ss Offset: t Value: | 08h 80h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | Description | |
| | [7:0] | R/W | CONTRAST | | Luma_in * CONTRAST | |
| | | | | | RAST is a 1.7-bit fixed point value. | |
| 3.9.7 | | Luma B | rightness | | | |
| | Addres | ss Offset: t Value: | 09h 20h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | Description | |
| | [7:0] | R/W | BRIGHTNESS | Luma_out = | Luma_in + BRIGHTNESS - 32 | |
| | | | | I | | |
| | 3.1.2 | Chrom | na Saturation | | | |
| | | ss Offset: | 0Ah | Access: | Read/Write | |
| | Defaul | t Value: | 80h | Size: | 8 bits | |
| | Bit | Access | Symbol | | Description | |
| | [7:0] | R/W | SATURATION | Chroma out | Chrome in * CATURATION | |
| | [7.0] | | SATURATION | | <i>= Chroma_in</i> * SATURATION RATION is a 1.7-bit fixed point value | |
| | | | | | | |
| | | Chroma | Hue Phase | where SATU | RATION is a 1.7-bit fixed point value | |
| | Addres | Chroma | Hue Phase | where SATU | RATION is a 1.7-bit fixed point value Read/Write | |
| | Addres | Chroma | Hue Phase OBh O0h | where SATU | RATION is a 1.7-bit fixed point value Read/Write 8 bits | |
| | Addres | Chroma ss Offset: t Value: Access | Hue Phase | Access: Size: | RATION is a 1.7-bit fixed point value Read/Write 8 bits Description | |
| | Addres | Chroma ss Offset: t Value: | Hue Phase OBh O0h | where SATU Access: Size: U_out = U_ir | RATION is a 1.7-bit fixed point value Read/Write 8 bits | |
| | Addres Defaul Bit [7:0] | Chroma ss Offset: t Value: Access | Hue Phase OBh OOh Symbol HUE | where SATU Access: Size: U_out = U_ir | RATION is a 1.7-bit fixed point value Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) | |
| 3.9.9 | Addres Defaul [7:0] | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: | Hue Phase OBh OOh Symbol HUE AGC OCh | where SATU Access: Size: U_out = U_ir V_out = V_in Access: | Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) | |
| 3.9.9 | Addres Defaul [7:0] | Chroma ss Offset: t Value: Access R/W Chroma | Hue Phase OBh OOh Symbol HUE AGC | where SATU Access: Size: U_out = U_ir V_out = V_in | Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) | |
| 3.9.9 | Addres Defaul [7:0] | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: | Hue Phase OBh OOh Symbol HUE AGC OCh | where SATU Access: Size: U_out = U_ir V_out = V_in Access: | Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) | |
| 3.9.9 | Addres Defaul [7:0] Addres Defaul | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: t Value: | Hue Phase OBh OOh Symbol HUE AGC OCh 8ah | where SATU Access: Size: U_out = U_ir V_out = V_in Access: Size: | Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) Read/Write 8 bits | |
| 3.9.9 | Addres Defaul [7:0] Addres Defaul Bit [7:0] | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: t Value: Access R/W | Hue Phase OBh OOh Symbol HUE AGC OCh 8ah | where SATU Access: Size: U_out = U_ir V_out = V_in Access: Size: | Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) Read/Write 8 bits Description | |
| 3.9.9 3.9.1 | Addres Defaul [7:0] Addres Defaul [7:0] 0 Addres | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: t Value: Access R/W | Hue Phase OBh OOh Symbol HUE AGC OCh 8ah Symbol CHROMA_AGC | where SATU Access: Size: U_out = U_ir V_out = V_in Access: Size: | Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) Read/Write 8 bits Description | |
| 3.9.9 3.9.1 | Addres Defaul [7:0] Addres Defaul [7:0] 0 Addres | Chroma ss Offset: t Value: Access R/W Chroma ss Offset: t Value: Access R/W AGC Pe ss Offset: | Hue Phase OBh OOh Symbol HUE AGC OCh 8ah CHROMA_AGC CHROMA_AGC ak Nomial | where SATU Access: Size: U_out = U_ir V_out = V_in Access: Size: Chroma AGC Access: | Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) Read/Write 8 bits Description C target. Default = 138. Read/Write | |
| 3.9.9 3.9.1 | Addres Defaul [7:0] Addres Defaul Bit [7:0] 0 Addres Defaul | Chroma as Offset: t Value: Access R/W Chroma as Offset: t Value: Access R/W AGC Pe as Offset: t Value: | Hue Phase OBh OOh Symbol HUE AGC OCh 8ah Symbol CHROMA_AGC ak Nomial 10h Oah | where SATU Access: Size: U_out = U_ir V_out = V_in Access: Size: Chroma AGC Access: Size: | Read/Write 8 bits Description *cos(HUE/256*360) + V_in * sin(HUE/256*360) *cos(HUE/256*360) - U_in * sin(HUE/256*360) Read/Write 8 bits Description 2 target. Default = 138. Read/Write 8 bits | |

| 3.9.1 | | | DTO Incremental | 0 | | |
|-------|--------|------------------------|------------------------|--|---------------------------------|-----------------------------|
| | | ss Offset: t Value: | 18h 21h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7] | R/W | CHROMA_FREQ_FIX | Fixed chrom 0: disable 1: enable | - | |
| | [6] | | RESERVED | D'1- 00 04 -(| the OO bit wide | -hanne for an income of |
| | [5:0] | R/W | C_FREQ[29:24] | Bits 29:24 of | the 30-bit-wide | chroma frequency increment. |
| 3.9.1 | 2 | Chroma | DTO Incremental | 1 | | |
| | Addres | ss Offset: t Value: | 19h f0h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | C_FREQ[23:16] | Bits 23:16 of | the 30-bit-wide | chroma frequency increment. |
| 3.9.1 | 3 | Chroma | DTO Incremental | 2 | | |
| | - | s Offset: | 1Ah | Access: | Read/Write | |
| | | t Value: | 7ch | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | C_FREQ[15:8] | Bits 15:8 of th | ne 30-bit-wide c | hroma frequency increment. |
| | [1:0] | 10,11 | | | | |
| 3.9.1 | 4 | Chroma | DTO Incremental | 3 | | |
| | | ss Offset: | 1Bh | Access: | Read/Write | |
| | Defaul | t Value: | Ofh | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | C_FREQ[7:0] | Bits 7:0 of the | e 30-bit-wide ch | roma frequency increment. |
| 3.9.1 | 5 | Active V | ideo Horizontal St | tart Time | | |
| | - | s Offset: | 2Eh | Access: | Read/Write | |
| | | t Value: | 82h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | H_START | Active video I | horizontal start | position. Default = 130. |
| | | | | | | |
| 3.9.1 | | | ideo Horizontal W | lidth | | |
| | | ss Offset: | 2Fh | Access: | Read/Write | |
| | Defaul | t Value: | 50h | Size: | 8 bits | |
| | Bit | Access | Symbol | | | Description |
| | [7:0] | R/W | H_WIDTH | | horizontal pixel $640+80 = 720$ | counts. |
| 204 | | A other M | idea Vartiaal Otari | | | |
| 3.9.1 | | | ideo Vertical Star | | | |
| | | ss Offset: t Value: | 30h 22h | Access: Size: | Read/Write 8 bits | |
| | Bit | Access | Symbol | | - | Description |
| | | R/W | - | Active video | vertical line star | t position. Default = 34. |
| | [7:0] | FV/ V V | V_START | | | Peensin Bolaan - on |

3.9.18 Active Video Vertical Height

| Address Offset: | 31h |
|-----------------|-----|
| Default Value: | 61h |

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|----------|---|
| [7:0] | R/W | v_viD111 | Active video vertical line counts. Default = 97, 384+97 = 481 half lines |

3.9.19 Comb Video Status Register 1

| | ss Offset: t Value: | 3Ah 00h | Access: Read only Size: 8 bits | | | |
|-------|------------------------|------------------|---|--|--|--|
| Bit | Access | Symbol | Description | | | |
| [7:5] | R | mv_colourstripes | Macrovision color stripes detected. The number indicates the number of color stripe lines in each group | | | |
| [4] | R | mv_vbi_detected | MacroVision VBI pseudo-sync pulses detection 1 = Detected 0 = Undetected | | | |
| [3] | R | chromalock | Chroma PLL locked to color burst 1 = Locked 0 = Unlocked | | | |
| [2] | R | vlock | Vertical lock 1 = Locked 0 = Unlocked | | | |
| [1] | R | hlock | Horizontal line locked 1 = Locked 0 = Unlocked | | | |
| [0] | R | no_signal | No signal detection 1 = No Signal Detected 0 = Signal Detected | | | |

3.9.20 Comb Video Status Register 2

| Bit | Access | | Symbol | | | Desc |
|-----|-------------------------|------------|--------|------------------|---------------------|------|
| | ss Offset: It Value: | 3Bh 00h | | Access: Size: | Read only 8 bits | |

| Bit | Access | Symbol | Description |
|-------|--------|------------------|---------------------------------|
| [7:1] | | RESERVED | |
| [0] | R | Proscan_detected | Progressive Scan Video Detected |

3.9.21 Comb Video Status Register 3

| Address Offset: | 3Ch | |
|-----------------|-----|--|
| Default Value: | 00h | |

Access: Read only Size: 8 bits

| Bit | Access | Symbol | Description |
|-----|--------|--------------------|---|
| [7] | R | vcr_rew | VCR Rewind Detected |
| [6] | R | vcr_ff | VCR Fast-Forward Detected |
| [5] | R | vcr_trick | VCR Trick-Mode Detected |
| [4] | R | vcr | VCR Detected |
| [3] | R | noisy | Noisy Signal Detected. This bit is set when the detected noise value (status register P2_7Fh) is greater than the value programmed into the "noise_thresh" register (P2_05h). |
| [2] | R | vline_625_detected | 625 Scan Lines Detected |
| [1] | R | secam_detected | SECAM Color Mode Detected |
| [0] | R | pal_detected | PAL Color Mode Detected |

3.9.22 Soft Reset

| | ss Offset: It Value: | 3Fh 01h | Access: Size: | Read/Write 8 bits |
|------------------|-------------------------|--------------------|------------------|----------------------|
| D .4 | | | Description | |
| Bit | Access | Symbol | | Description |
| Bit [7:1] | Access | Symbol RESERVED | | Description |

3.9.23 Luminance Peaking Control

| | ss Offset: t Value: | 80h 04h | Access: Size: | Read/Write 8 bits | |
|-------|------------------------|------------|---|---|--|
| Bit | Access | Symbol | | Description | |
| [7:6] | | RESERVED | | | |
| [5:4] | R/W | PEAK_RANGE | | peak_range value 1 2 4 8 /H *(peak_gain/peak_range) where Y is the luma and frequency luma only | |
| [3:1] | R/W | PEAK_GAIN | the gain of pea | aking filter | |
| [0] | R/W | PEAK_EN | Luma horizontal peaking contro enable. 0 = Disabled (default) 1 = Enabled | | |

3.9.24 Comb Filter Configuration

42h

Address Offset: 82h

Default Value:

Access: Read/Write Size: 8 bits

| Bit | Access | Symbol | Description |
|-------|--------|--------------|--|
| [7] | | RESERVED | |
| [6] | R/W | PAL_ERR | PAL error reduced. 0: disable. 1: enable. |
| [5] | R/W | PAL_AUTO_EN | PAL error detect enable 0: disable. 1: enable. |
| [4] | R/W | COMB_PAL | PAL comb filter enable. 0: disable. 1: enable. |
| [3:2] | | RESERVED | |
| [1:0] | R/W | PAL_SW_LEVEL | PAL switch level. Default = 2. |

4 Electrical Characteristics

4.1 Digital I/O Pad Operation Condition

| | Parameter | Min | Тур | Max |
|----------------------------|--|--------|--------|--------|
| VDD25 | Digital Core Power Supply | 2.25V | 2.50V | 2.75V |
| VD33 | Digital I/O Power Supply | 3.0V | 3.3V | 3.6V |
| VIL | Input Low Voltage | -0.3V | | 0.8V |
| VIH | Input High Voltage | 2.0V | | 5.0V |
| V_{T+} | Schmitt Trigger Low-to-High Threshold | 1.44V | 1.58V | 1.71V |
| V_{T^+} | Schmitt Trigger High-to-Low Threshold | 1.09V | 1.19V | 1.31V |
| \mathbf{I}_{I} | Input Leakage Current@ V ₁ =3.3V or 0V | | | ±1µ A |
| Ioz | Tri-state Output Leakage Current@ V ₀ =3.3V or 0V | | | ±1µ A |
| Iol | Low level Output Current@ Vol=0.4V | | | |
| | 2mA | 2.1mA | 3.4mA | 4.2mA |
| | 4mA | 4.2mA | 6.9mA | 8.6mA |
| | 8mA | 8.4mA | 13.9mA | 17.2mA |
| | 12mA | 12.5mA | 20.8mA | 25.8mA |
| Іон | High level Output Current@ VoH=2.4V | | | |
| | 2mA | 3.0mA | 6.2mA | 10.0mA |
| | 4mA | 5.7mA | 11.6mA | 18.6mA |
| | 8mA | 9.5mA | 19.4mA | 30.9mA |
| | 12mA | 13.3mA | 27.1mA | 43.3mA |
| \mathbf{R}_{PD} | Pull-up resistor | 74KΩ | 104KΩ | 177KΩ |
| \mathbf{R}_{PD} | Pull-down resistor | 62KΩ | 90KΩ | 176KΩ |

Table 4-1 Operation Condition

Note: R_{PD} and R_{PD} are always present no matter normal operation or power down mode is enabled. A typical 30~40 μ A false leakage current which is resulted from R_{PD} and R_{PD} when a tester forces I/O to 3.3V or 0.0 V.

4.2 DC Characteristics

(DVDD=AVDD=2.5V; AVD33R=AVD33G=AVD33B=3.3V; VREFIN=1.235V; RL=37.5ohm, CL=10pF; RSET=386ohm; Tem p=75oC, unless otherwise noted)

| Table 4-2 | | | | | | | |
|--------------------|----------|------|-------|------|------------|--|--|
| Parameter | Symbol | Min | Тур | Max | Unit | Condition | |
| Operating | AVD33R | | | | | | |
| voltage | AVD33G | 3.0 | 3.3 | 3.6 | V | | |
| range | AVD33B | | | | | | |
| Operating | | | | | | | |
| voltage | AVDD | 2.25 | 2.5 | 2.75 | V | | |
| range | | | | | | | |
| Operating | DUDD | 0.05 | 2.5 | 0.75 | X 7 | | |
| voltage | DVDD | 2.25 | 2.5 | 2.75 | V | | |
| range | | | | | | | |
| AVD33R | IAVD33R | | 35 | | mΛ | SL=0, SLR=0 | |
| supply current | IAVDSSK | | 55 | | mA | SL=0, SLR=0 | |
| AVD33G | | | | | | | |
| supply | IAVD33G | | 35 | | mA | SL=0, SLG=0 | |
| current | 1110000 | | 55 | | III Y | 51-0, 510-0 | |
| AVD33B | | | | | | | |
| supply | IAVD33B | | 35 | | mA | SL=0, SLB=0 | |
| current | III DOOD | | 55 | | min | 51-0, 515-0 | |
| AVDD | | | | | | | |
| supply | IAVD33 | | 1 | | mA | SL=0 | |
| current | | | | | | | |
| VDD supply | | | TDD | | | | |
| current | IDVDD | | TBD | | mA | | |
| Full scale current | IOFS | 2.00 | 34.08 | | mA | Full-Scale adjust resistor. A resistor should be connected between this pin and AVS33 to control the magnitude of the full-scale video signal. RSET(ohm)=VREFIN(V)*10.66/IOFS (A) ,where IOFS is full-scale output current. | |
| Output | | | | | | current. | |
| voltage | V(IO) | | 1.28 | | V | | |
| range | | | | | | | |
| DAC | | | 10 | | bits | | |
| resolution | | | | | | | |
| Integral | INL | | 0.5 | +-2 | LSB | | |
| non-linearity | | | | | | | |
| error | | | | | | | |
| Differential | DNL | | 0.5 | +-1 | LSB | | |
| non-linearity | | | | | | | |
| error | | | | mpp | ~ | | |
| Gain error | | | | TBD | % | | |
| DAC to | | | TBD | TBD | % | | |
| DAC | | | | | | | |
| matching | | | | | | | |

4.3 AC Characteristics

(DVDD=AVDD=2.5V; AVD33R=AVD33G=AVD33B=3.3V; VREFIN=1.235V; RL=37.5ohm; CL=10pF; RSET=386ohm; Temp =75oC, unless otherwise noted)

| Table 4-3 | | | | | | | |
|----------------------|---------|-----|-----|-----------|------|--|--|
| Parameter | Sym | Min | Тур | Max | Unit | Condition | |
| CK period | Tck | 5 | | | Ns | | |
| CK to valid output | Tdelay | | | 0.5*Tck+2 | Ns | | |
| Output rise time | Tr | | | 4 | Ns | 10% to 90% IOFS; assume no package inductance. 90% to 10% IOFS; | |
| Output fall time | Tf | | | 4 | Ns | assume no package inductance. | |
| Output settling time | Tsettle | | | TBD | Ns | assume no package inductance | |
| Glitch energy | | | | | pvs | assume no package inductance | |
| DAC to DAC crosstalk | | | TBD | | Db | | |


4.4 Analog Processing and A/D Converters


| Table 4-4 | | | | | | | |
|-----------|--|-------------------------|-----|------|------|------|--|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
| Zi | Input impedance, analog video inputs | By design | | 500 | | kΩ | |
| Ci | Input capacitance, analog video inputs | By design | | 10 | | pF | |
| Vi(pp) | Input voltage range† | Ccoupling = $0.1 \mu F$ | 0 | | 0.75 | V | |
| ∆G | Gain control range | | 0 | | 12 | dB | |
| DNL | DC differential nonlinearity | A/D only | | ±0.5 | | LSB | |
| INL | DC integral nonlinearity | A/D only | | ±1 | | LSB | |
| Fr | Frequency response | 6 MHz | | -0.9 | -3 | dB | |
| SNR | Signal-to-noise ratio | 6 MHz, 1.0 Vp-p | | 50 | | dB | |
| NS | Noise spectrum | 50% flat field | | 50 | | dB | |
| DP | Differential phase | | | 1.5 | | | |
| DG | Differential gain | | | 0.5% | | | |

4.5 Absolute Maximum Rating

| | Table 4-5 | | | |
|------|-----------------------|-----|------|------|
| | Parameter | Min | Max | Unit |
| Topr | Operation Temperature | -20 | +85 | °C |
| Tstg | Storage Temperature | -65 | +150 | °C |

5 Package Dimensions





7 Revisions Note

| | Table 7-1 | | |
|-----------|---------------------------------------|---------------|--|
| Revisions | Description of changes | Date | |
| 0.1 | First draft | SEP. 25, 2003 | |
| 0.2 | Complete Block Diagram | NOV. 17, 2003 | |
| 0.3 | 32 Pin, Registers, Temperature Rating | JUN. 06, 2005 | |
| | | | |

. .

8 Contact Information

ANGUS ELECTRONICS COMPANY LIMITED

Tel: (852) 2345 0540 Fax: (852) 2345 9948 Web Site: www.angus.com.hk