



August 2000

QFET™

FQS4900



Dual N & P-Channel, Logic Level MOSFET

General Description

These dual N and P-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. This device is well suited for high interface in telephone sets.

Features

- N-Channel 1.3A, 60V, $R_{DS(on)} = 0.55 \Omega @ V_{GS} = 10 V$
 $R_{DS(on)} = 0.65 \Omega @ V_{GS} = 5 V$
- P-Channel -0.3A, -300V, $R_{DS(on)} = 15.5 \Omega @ V_{GS} = -10 V$
 $R_{DS(on)} = 16 \Omega @ V_{GS} = -5 V$
- Low gate charge (typical N-Channel 1.6 nC)
(typical P-Channel 3.6 nC)
- Fast switching
- Improved dv/dt capability



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V _{DSS}	Drain-Source Voltage	60	-300	V
I _D	Drain Current - Continuous (T _A = 25°C) - Continuous (T _A = 70°C)	1.3	-0.3	A
		0.82	-0.19	A
I _{DM}	Drain Current - Pulsed (Note 1)	5.2	-1.2	A
V _{GSS}	Gate-Source Voltage	± 20		V
dv/dt	Peak Diode Recovery dv/dt (Note 2)	7.0	4.5	V/ns
P _D	Power Dissipation (T _A = 25°C) (T _A = 70°C)	2.0		W
		1.3		W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150		°C

Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
R _{θJA}	Thermal Resistance, Junction-to-Ambient	--	62.5	°C/W