

## SPIF223A

---

### ATA to Serial ATA Bi-direction Bridge

**Website Download Version  
(Not for formal approve.)**

Dec. 25, 2008

Version 2.1

Nov. 30, 2010

Website Version

## Table of Contents

	<u>PAGE</u>
<b>1. GENERAL DESCRIPTION</b> .....	<b>3</b>
<b>2. FEATURES</b> .....	<b>3</b>
<b>3. REFERENCES</b> .....	<b>3</b>
<b>4. FUNCTIONAL BLOCK DIAGRAM</b> .....	<b>4</b>
<b>5. SIGNAL DESCRIPTIONS</b> .....	<b>5</b>
5.1. PIN DESCRIPTIONS .....	5
5.2. PIN LIST .....	5
5.3. SPIF223A PIN DIAGRAM .....	6
<b>6. ELECTRONICAL SPECIFICATION</b> .....	<b>7</b>
6.1. POWER REQUIREMENT .....	7
6.2. ABSOLUTE MAXIMUM RATINGS .....	7
6.3. RECOMMENDED/TYPICAL OPERATING CONDITIONS .....	7
6.4. DC CHARACTERISTICS.....	7
6.5. SATA REFERENCE RESISTOR REQUIREMENT .....	8
6.6. REFERENCE CLOCK INPUT REQUIREMENTS .....	8
<b>7. FUNCTION DESCRIPTION</b> .....	<b>9</b>
7.1. SPIF223A UART AND SPI INTERFACE SELECT: .....	9
7.2. SPIF223A DIRECTION SELECT: .....	9
7.3. SPIF223A ATA DEVICE MODE SELECT: .....	9
7.4. SPIF223A SERIAL ATA BUS TRI-STATE FEATURE: .....	9
7.5. SPIF223A ATA BUS TRI-STATE FEATURE: .....	9
<b>8. COMMAND LIST</b> .....	<b>10</b>
8.1. ATA COMMAND LIST .....	錯誤! 尚未定義書籤。
8.2. ATAPI COMMAND LIST.....	錯誤! 尚未定義書籤。
<b>9. PACKAGE/PAD LOCATIONS</b> .....	<b>11</b>
9.1. PACKAGE INFORMATION .....	11
9.1.1. 64 pin LQFP.....	11
9.1.2. 64 pin TQFP .....	13
<b>10. ORDERING INFORMATION</b> .....	<b>15</b>
10.1. PART NUMBER .....	15
10.2. STORAGE CONDITION AND PERIOD FOR PACKAGE .....	15
10.3. RECOMMENDED SMT TEMPERATURE PROFILE .....	15
<b>11. DISCLAIMER</b> .....	<b>16</b>
<b>12. REVISION HISTORY</b> .....	<b>17</b>

## ATA TO SERIAL ATA BI-DIRECTION BRIDGE

### 1.GENERAL DESCRIPTION

The SunplusIT SPIF223A is a single-chip solution for bi-direction of ATA to Serial ATA and Serial ATA to ATA device bridge. It is able to accept ATA commands through both ATA and SATA interface as well as decoding the commands and converts them into ATA commands to the device. Response from the device through the serial ATA or ATA bus are deciphered, processed and converted to ATA protocol and sent to the host. The SPIF223A supports the Serial ATA generation 1 transfer rate of 1.5Gb/s (150MB/s) on the serial side and is compatible with Ultra133 on the ATA side.

### 2.FEATURES

#### ■ Overall Features

- Bi-Direction of ATA to Serial ATA bridge chip.
- Compliant with ATA specification.
- Compliant with SATA 1.0a specification.
- Compatible with Ultra ATA 133.
- Available in a 64-pin TQFP and 64-pin LQFP package.
- PHY isolation debug mode
- Full scan for high production test coverage
- Build-in 8051 uP to control data flow.
- Supports UART, SPI, I2C bus for internal used only.
- Supports ATA bus skew-rate programming by UART/SPI interface.<sup>1</sup>

#### ■ Serial ATA Features

- Integrated Serial ATA Link and PHY logic.
- Compliant with Serial ATA 1.0A specifications.
- Supports Serial ATA Generation 1 transfer rate of 1.5Gb/s.
- Supports Serial ATA power saving mode: Partial, and Slumber.

#### ■ ATA Features


- Compliant with ATA specifications.
- Compatible with Ultra ATA 133.
- Supports PIO mode 0,1,2,3,4, MDMA0,1,2 and Ultra DMA mode 0,1,2,3,4,5,6
- Supports ATA device master/slave/Chip select emulation.
- Supports ATA bus timing control.
- Supports ATA and ATAPI devices, i.e. HDD and ODD, Tape.

### 3.REFERENCES

For more details about Serial ATA and ATA technology, please refer to the following industry specifications:

- Serial ATA / High Speed Serialized ATA Attachment specification, Revision 1.0a.
- <http://www.T13.org/> ATA/ATAPI specifications.

## 4.FUNCTIONAL BLOCK DIAGRAM



## 5. SIGNAL DESCRIPTIONS

### 5.1. Pin Descriptions

**Table 5-1:** Pin Types

Pin Type	Description
I/O	Bi-directional Pin
I	Regular input
O	Output Pin
A	Analog pin
S	SATA signal pin
PWR	Power pin
GND	Ground pin

Pin resistor	Description
PD	Pin with internal Pull-Down resistor
PU	Pin with internal Pull-Up resistor
PF	Pin floating ( without internal resistor )

### 5.2. Pin List

**Table 5-2:** SPIF223A Pin Listing

This chapter and table keep blank in website version.



## 6. ELECTRONICAL SPECIFICATION

### 6.1. Power Requirement

**Table 6-1** : Total Power Dissipation (Typical, 3.3V/1.8V, T<sub>A</sub> =25°C)

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
I <sub>D3V3_IO</sub>	Power supply for digital I/O	3.3v		5	14	mA
I <sub>D1V8_CO</sub> I <sub>VDDA_PLL</sub> I <sub>VDDA_PHY</sub>	Power supply for digital core and analogy power	1.8v		80	85	mA

### 6.2. Absolute Maximum Ratings

**Table 6-2** : Absolute Maximum Ratings (Typical, T<sub>A</sub> =25°C)

Symbol	Parameter	Rating		Unit
V <sub>D3V3_IO</sub>	Digital I/O pad power supply voltage	-0.5	5.5	V
V <sub>D1V8_CO</sub>	Digital power supply	-0.5	3.3	V
V <sub>VDDA_PLL</sub>	Analog PLL power supply voltage	-0.5	3.3	V
V <sub>VDDA_PPHY</sub>	Analog PHY power supply voltage	-0.5	3.3	V
V <sub>I</sub>	input signal voltage	-0.5	5.5	V
V <sub>CLK</sub>	Absolute input signal voltage for XTALI/CLKI	-0.5	3.3	V
T <sub>STR</sub>	Absolute storage temperature		-65- 150	°C

### 6.3. Recommended/Typical Operating Conditions

**Table 6-3** : Recommended/Typical Operating Conditions(Typical, 3.3V/1.8V, T<sub>A</sub> =25°C)

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V <sub>CORE</sub>	Operating digital power supply voltage		1.71	1.8	1.89	V
V <sub>IO</sub>	Operating digital I/O pad supply voltage		3.0	3.3	3.6	V
V <sub>VDDA_PLL</sub>	Operating analog power supply voltage for PLL		1.71	1.8	1.89	V
V <sub>VDDA_PPHY</sub>	Operating analog power supply voltage for PHY		1.71	1.8	1.89	V
V <sub>I</sub>	Operating Input signal voltage		3.0	3.3	3.6	V
T <sub>OPE</sub>	Operating temperature		0	25	70	°C

### 6.4. DC Characteristics

**Table 6-4** : DC Characteristics(Typical, 3.3V/1.8V, T<sub>A</sub> =25°C)

**This chapter and table keep blank in website version.**

**6.5. SATA Reference resistor Requirement**
**Table 6-5 :** SATA Reference resistor Requirements ( Typical, , 3.3V/1.8V , 25°C )

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R <sub>REXT</sub>	REXT of SATA	F <sub>XTAL</sub> = 25MHz	0.99	1	1.01	K ohm

**6.6. Reference Clock Input Requirements**
**Table 6-6 :** Reference clock input spec. (Typical, 3.3V/1.8V, T<sub>A</sub> =25°C)

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
F <sub>CLK</sub>	Nominal frequency			25		MHz
V <sub>CLK</sub>	Operating clock input voltage		1.71	1.8	1.89	V
V <sub>CLK_IH</sub>	Input high voltage		1.5			V
V <sub>CLK_IL</sub>	Input low voltage				0.3	V
T <sub>CLK_J</sub>	CLK frequency tolerance		-50		+50	ppm
T <sub>CLK_SR</sub>	CLK slew rate		0.2			V/ns
T <sub>CLK_DUTY</sub>	CLK duty cycle		45		55	%



### 7. Function description

#### 7.1. SPIF223A UART and SPI interface select:

SPIF223A supports 2 IO interface : UART and SPI. It can be configured by pin21 (UART\_SPI\_SEL)

**UART\_SPI\_SEL = 0** : Using UART interface.

**UART\_SPI\_SEL= 1** : Using SPI interface.

#### 7.2. SPIF223A direction select:

SPIF223A supports both directions: Serial ATA to ATA host bridge and ATA to Serial ATA host bridge. We could use pin20 (H\_D\_SEL).

**H\_D\_Sel = 0** : Serial ATA device to ATA host mode (Connecting to ATA HDD).

**H\_D\_Sel = 1** : ATA device to Serial ATA host mode (Connecting to Serial ATA HDD).

#### 7.3. SPIF223A ATA device mode select:

When SPIF223A is selected to H\_D\_SEL = 1, it will use as ATA device mode. For ATA device, SPIF223A is able to support master, slave and cable select. It is also can be configured by:

Mode	IDE_JUMP0	IDE_JUMP1
Master	0	0
Slave	1	0
Cable Select	1	1

#### 7.4. SPIF223A Serial ATA bus Tri-state feature:

This chapter and table keep blank in website version.

#### 7.5. SPIF223A ATA bus tri-state feature:

This chapter and table keep blank in website version.


### 8.COMMAND LIST


This chapter and table keep blank in website version.

## 9. PACKAGE/PAD LOCATIONS



### 9.1. Package Information

#### 9.1.1. 64 pin LQFP






## 9.1.2. 64 pin TQFP



SECTION G-G  
SCALE: 100/1



DETAIL F  
SCALE: 15/1

DIM	MIN	MAX	DIM	MIN	MAX
A	---	1.2	L1	1 REF	
A1	0.05	0.15	R1	0.08	---
A2	0.95	1	R2	0.08	0.2
b	0.17	0.22	S	0.2	---
b1	0.17	0.2	θ	0°	3.5° 7°
c	0.09	0.2	θ1	0°	---
c1	0.09	0.16	θ2	11°	12° 13°
D	12 BSC		θ3	11°	12° 13°
D1	10 BSC				
e	0.5 BSC				
E	12 BSC				
E1	10 BSC				
L	0.45	0.6			
	0.75				

Fig 9-1: SPIF223A in TQFP package

## 10. ORDERING INFORMATION

### 10.1. Part number

Product Number	Package Type
SPIF223A - HF022	Green Package form – TQFP 64 (Without e-PAD)
SPIF223A - HL022	Green Package form – LQFP 64 (without e-PAD)


### 10.2. Storage Condition and Period for Package

Package	Moisture sensitivity level	Max. Reflow temperature	Floor life storage condition	Dry pack
TQFP	LEVEL 3	255 +5/-0°C	168Hrs @ ≤30°C/ 60% R.H.	Yes
LQFP	LEVEL 3	255 +5/-0°C	168Hrs @ ≤30°C/ 60% R.H.	Yes

**Note1:** Please refer to IPC/JEDEC standard J-STD-020A and EIA JEDEC stand JESD22-A112, or the "CAUTION Note" on dry pack bag.

### 10.3. Recommended SMT Temperature Profile

This "Recommended" temperature profile is a rough guideline for SMT process reference. Most of SUNPLUSIT lead-frame base product choice Matte Tin and Sn/Bi for plating recipe. For PPF (Pre-Plated Frame) product with 63/37 solder paste, we recommend 240°C ~245°C for peak temperature.



### 11. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Innovation Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUSIT makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUSIT MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUSIT reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUSIT for such applications. Please note that application circuits illustrated in this document are for reference purposes only.



**12. REVISION HISTORY**

Date	Revision #	Description	Page
Nov.30, 2010	2.1_Web	This version is short version from V2.1 for website download purpose. Some chapters keep blank. If Customer want get formal document, please contact agent for service.	
Dec. 31.2008	2.1	Removed statement : Supports Spread Spectrum in receiver Modified/Added Default value and Voltage level in pin list Modified electrical specification Removed QFN64 package and TQFP64 with E-PAD package Modified ordering information.	3 5~8 9~10 16~18 19
JUN. 13 , 2008	2.0	Removed PIO mode 5,6 support Removed ATA invert function support Changed Pin 19 as Reserved pin Modify input type to be regular input Modify $V_{IL}$ and $V_{IH}$ value for regular input type	3,5,6,7,9