


Volvi2 Block Diagram

Project code: 91.4X101.001
 PCB P/N : 55.4X101.0SA
 REVISION : 07220-SA

SA-0606



REVISION:06628-1

ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIO##, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCIE Routing

LANE1	LAN Marvell
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	NC
6	NC
7	MINICARD
8	CCD
9	NEW1

ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K ?
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K ?
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE X1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.


History

2007/05/02
1 Based on Tahoe to modify schematics.
=====

2007/05/14
1. Page 34: Replace "D25" with "BAS16-1-GP".
2. Page 27: Replace "R485" with "2K7R2j".
3. Page 27: DY: C379"
4. Page 27: Add "C682" Dlu capacitor on "LID1.PIN1"
5. Page 27: Replace "R238" with "OR2".
6. Page 25: Replace "INTMIC1" & "SPKR1" with main source follow connector list.
7. Page 5: Add C115, C116, C141, C149, C169, C171 for Colay with TC25.
8. Page 10: Replace "L20" with "68.00217.141".
9. Page 10: Replace "L10" & "L23" with "68.00217.101"
=====

RTM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		Rev
	Volvi2		SA
Date:	Wednesday, June 06, 2007	Sheet 2 of	36



ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#B controls SRC1 pair (default) 1 = CR#B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#B controls SRC1 pair (default) 1 = CR#B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

RTM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **Volvi2** Rev SA

Date: Wednesday, June 06, 2007 Sheet 3 of 36

6 H_A#(35..3) <<< H_A#(35..3)

H_DINV#(3..0) <<>> H_DINV#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6

6 H_ADSTB#0 <<<<
6 H_REQ#(4..0) <<<<

6 H_ADSTB#1 <<<<

16 H_A20M# <<<<
16 H_FERR# <<<<
16 H_IGNNE# <<<<

16 H_STPCLK# <<<<
16 H_INTR <<<<
16 H_NMI <<<<
16 H_SMI# <<<<

U38A 1 OF 4

ADDR_GROUP 0

CONTROL

ADDR_GROUP 1

STAGNIS d/I/DPX

THERMAL

ICLK

HCLK





RESERVED

KEY_NC


BGA479-SKT6-GPU3

62.10079.001



2nd source: 62.10053.401




Place testpoint on H_IERR# with a GND 0.1" away



Layout Note: "CPU_GTLREF0" 0.5" max length.



All place within 2" to CPU



Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

U38B 2 OF 4

DATA_GRP 2







DATA_GRP 3

MISC

BGA479-SKT6-GPU3


62.10079.001

2nd source: 62.10053.401



Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

RTM
緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: CPU (1 of 2)
Size: Document Number Rev: SA
Date: Wednesday, June 06, 2007 Sheet 4 of 36



layout note: "1D5V_VCCA_S0" as short as possible

Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.


Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
CPU (2 of 2)		
Size	Document Number	Rev
Volvi2		SA
Date: Wednesday, June 06, 2007	Sheet 5 of 36	

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)




H_RCOMP routing Trace width and Spacing use 10 / 20 mil





Place them near to the chip (< 0.5")

H_REF Decoupling Crestline close Crestline 100 mil




4 H_D#[63..0] <<<>> H_D#[63..0] U37A 1 OF 10 H_A#[35..3] <<<>> H_A#[35..3] 4




















緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
GMCH (2 of 6)		
Size	Document Number	Rev
		SA
Volvi2		
Date: Wednesday, June 06, 2007	Sheet 7	of 36



VCC_NCTF + VCC=1573mA




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **GMCH (4 of 6)**



Size: Document Number: **Volvi2** Rev: SA

Date: Wednesday, June 06, 2007 Sheet 9 of 36



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (5 of 6)	
Size	Document Number	Rev	SA
Volvi2			
Date: Wednesday, June 06, 2007	Sheet 10	of	36




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (6 of 6)**


Size: Document Number: _____ Rev: SA

Date: Wednesday, June 06, 2007 Sheet 11 of 36




REVERSE TYPE


DDR2-200P-23-GP-U1
62.10017.A71
 2nd source: 62.10017.B51
High 9.2mm



SKT-SODIMM2002U2GP
62.10017.691
 2nd source: 62.10017.911
High 5.2mm



REVERSE TYPE




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Socket**

Size: Document Number: **Volvi2** Rev: **SA**

Date: Wednesday, June 06, 2007 Sheet 12 of 36


PARALLEL TERMINATION



Put decap near power(0.9V) and pull-up resistor


M_A_A[14..0] <<< M_A_A[14..0] 8,12
M_B_A[14..0] <<< M_B_A[14..0] 8,12

Decoupling Capacitor




Put decap near power(0.9V) and pull-up resistor

Place these Caps near DM1



Place these Caps near DM2






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		DDR2 Termination Resistor	
Size	Document Number	Rev	SA
Date: Wednesday, June 06, 2007		Sheet 13	of 36

LCD/INVERTER CONN

LED



Buttons



RTM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN & LED & Buttons**

Size: Document Number
Date: Wednesday, June 06, 2007




Rev: SA

Volvi2

Sheet 14 of 36


CRT I/F & CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



DDC_CLK & DATA level shift




TV CONN



Ferrite bead impedance: 150 ohm@100MHz; 100mA(min) design recommend


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CRT/TV Connector	
Size: Document Number	Rev: SA
Date: Wednesday, June 06, 2007	
Sheet 15 of 36	

RTC circuitry




2nd source: 20.F0714.003

EMI capacitor




GLAN_COMP place within 500 mil of ICH8M



Place within 500 mils of ICH8 ball

Change to 24.9 1% ohm when use SATA HD



integrated VccSus1_05,VccSus1_5,VccCLL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCLL1_05		
LAN100_SLP	High=Enable	Low=Disable








RTM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH8-M (1 of 4)**

Size: Document Number: **Volvi2** Rev: SA

Date: Wednesday, June 06, 2007 Sheet 16 of 36




USB Table

Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	NC
6	NC
7	MINICARD
8	CCD
9	NEW1

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ICH8-M (2 of 4)
Volvi2

Title: _____
 Size: _____ Document Number: _____ Rev: SA
 Date: Wednesday, June 06, 2007 Sheet 17 of 36




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH8-M (3 of 4)		
Size:	Document Number:	Rev: SA
Volvi2		
Date: Wednesday, June 06, 2007	Sheet: 18	of: 36




- TP94 Do Not Stuff
- TP93 Do Not Stuff
- TP95 Do Not Stuff
- TP97 Do Not Stuff
- TP156 Do Not Stuff
- TP99 Do Not Stuff
- TP155 Do Not Stuff
- TP102 Do Not Stuff
- TP103 Do Not Stuff
- TP157 Do Not Stuff
- TP96 Do Not Stuff
- TP98 Do Not Stuff



SMBUS

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title: ICH8-M (4 of 4)</p>	
Size	Document Number
Date: Wednesday, June 06, 2007	Rev SA
<p>Sheet 19 of 36</p>	


TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000




Setting T8 as 90 Degree

$$V_DEGREE = (((Degree - 72) * 0.02) + 0.34) * VCC$$


DXP1:108 Degree (CPU)
 DXP2:H/W Setting 100(System)
 DXP3:105 Degree (SYSTEM)




SATA HD Connector




ODD Connector




USB On Board CONN









USB ZIF CONN



MDC 1.5 CONN






1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP, DOC_RING, TIP_RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



A3: Green
B2: YELLOW

LAN Link: Green(A3), behavior is the same for 10/100/1000 bits
LAN Data: Yellow(B2), when LAN is transferring data.

RTM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MARVELL 88E8039**





Size: A3 Document Number: **Volvi2** Rev: **SA**

Date: Wednesday, June 06, 2007 Sheet: 22 of 36



NEWCARD Connector





Reserve the symbol
for bottom side
connector




Mini Card Connector








AUDIO OP AMPLIFIER




GAIN0	GAIN1	Av (dB)
0	0	6
0	1	10
1	0	15.6
1	1	21.6




Audio Connector




Internal Microphone







Internal Speaker







		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		KBC WPC8763L	
Title KBC WPC8763L	Size A3	Document Number Volvi2	Rev SA
Date: Wednesday, June 06, 2007		Sheet 26 of 36	





Hall Switch




PlanarID
(1,0)
SA: 0,0
SB: 0,1
-1: 1,0
-2: 1,1

17 PCB_VER0 <<<<
17 PCB_VER1 <<<<



Touch Pad Button



2nd source: 62.40009.431

RTM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **BUTTONS / KB / TOUCHPAD / BIOS**

Size: Document Number


Date: Wednesday, June 06, 2007

Sheet 27 of 36


Rev SA




Run Power




**CPU_CORE
MAX8770**




**TPS51124
1D8V/1D05V**



0D9V_S0




1D25V_S0




APL5913

**MAX8744
5V/3D3V**





1D5V_S0




APL5915

Charger MAX8731



RTM		 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Power Block Diagram			
Size: A3	Document Number:	Rev: SA	
Date: Wednesday, June 06, 2007		Sheet: 29	of: 36




One Phase => Mount R255, Dummy R351
 Two Phase => Dummy R255, Mount R351

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VCC CORE 2**

Size: A3 Document Number: **Volvi2** Rev: SA

Date: Wednesday, June 06, 2007 Sheet 30 of 36







緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


5V/3D3V
 Title: **SA**
 Size A3 Document Number: **Solvi2** Rev: **SA**
 Date: Wednesday, June 06, 2007 Sheet 31 of 36

FEL Frequency select


LDO5	500K
REF	300K
GND	200K







Adaptor In Soft-Start Circuit







NEAR KBC POWER

NEAR INPUT AD+

Need Check MAXIM Sming Use MAX8731 or MAX8731A

RTM		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CHARGER MAX8731			
Size	Document Number	Rev	
A3		SA	
Date:	Wednesday, June 06, 2007	Sheet	34 of 36

Adaptor in to generate DCBATOUT




RTM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**


Size A3	Document Number	Rev SA
Date: Wednesday, June 06, 2007		Sheet 35 of 36



GOLDEN FINGER FOR DEBUG BOARD




USB ZIF CONN




Internal Microphone




FAN CONN




Audio Connector




Internal Speaker




TRING CONN




Touch Pad CONN



Check test point



STAND OFF ON BOTTOM



RTM **Test Point 放在 Dimm Door 打開可量測處**

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **EMI/Spring/Boss**

Size: Document Number: **Volvi2** Rev: SA

Date: Wednesday, June 06, 2007 Sheet 36 of 36