

First International Computer, Inc

Protable Computer Group HW Department

Board name : Mother Board Schematic

Project : LM7W

Version : 0.2

Initial Date : August 31 , 2005

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting


Manager Sign by:

Drawing by : Tom_Lin

Total confirm by: CC_TSAO

LAN Circuit check by:

Audio Circuit check by:

 First International Computer, Inc. <small>2/F, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751</small>		
File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <>	Rev: 0.2
Date: Monday, November 14, 2005 Sheet 1 of 55		

1. Schematic Page Description :

LM7 Schematic Ver : 0.1

- | | | |
|-------------------------------|----------------------------------|-------------------------------|
| 1. Title | 23. VT8237 (1/3) | 45. 1.5VDDA/S , 1.8/2.5VDDM/A |
| 2. Schematic Page Description | 24. VT8237 (2/3) | 46. 3VDDM / 5VDDM |
| 3. Block Diagram | 25. VT8237 (3/3) | 47. VCCP/1.5VDDM |
| 4. ANNOTATIONS | 26. Power Good & Fan Controller | 48. 3VDDA / 5VDDA / PMU3/5V |
| 5. Schematic Modify | 27. CB1410 CardBus Controller | 49. POW-ON Controller |
| 6. Timing Diagram | 28. CB1410 CardBus Power SW./CNN | 50. ADIN / Battery CNN |
| 7. DDR Layout Guideline | 29. MINI PCI | 51. Charge Circuit / DCIN |
| 8. Banias Celeron(1/2) | 30. VT6103L PHY | 52. Inverter Controller |
| 9. Banias Celeron(2/2) | 31. USB CNN | 53. Audio board |
| 10. POWER (CPU CORE) | 32. S-ATA HD / CD-ROM CNN | 54. Switch transfer board |
| 11. Thermal / VR_PWRGD / RTC | 33. LPC PMU08 | 55. Update list |
| 12. Clock Generator | 34. LPC KBC M3885X | |
| 13. Clock Buffer | 35. INT KBC / GP Connector | |
| 14. VN800 (1/4) | 36. MDC Connector | |
| 15. VN800 (2/4) | 37. DIP Switch & LED | |
| 16. VN800 (3/4) | 38. Firm Ware Hub / LID Switch | |
| 17. VN800 (4/4) | 39. Reset Circuit | |
| 18. DDR SO-DIMM1 | 40. OVP / SCREW | |
| 19. DDR SO-DIMM0 | 41. ALC655 Audio Codec | |
| 20. VT1631 LVDS Transmitter | 42. G1432+1410 Audio Amplifier | |
| 21. LCD Connector | 43. H.P. Out / Audio CNN | |
| 22. CRT Connector | 44. DDR PWR | |

2. PCI & IRQ & DMA Description :


IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)
AD23	CardBus

PCIINT	CHIP
IRQA	MiniPCI/NB
IRQB	MiniPCI/CardBus
IRQC	MiniPCI
IRQD	


BUSMASTER	CHIP
REQ	
REQ0 / GNT0	MiniPCI
REQ1 / GNT1	CardBus
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

 First International Computer, Inc. <small>2/F, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751</small>		
File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 2	of 55

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSC0
3VDDA	3.3V always on power rail by DCON or PSUSC0
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR_0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C = Capacitor
CN = Connector
D = Diode
F = Fuse
L = Inductor
Q = Transistor
R = Resistor
RP = Resistor Pack
U = Arbitrary Logic Device
Y = Crystal and Osc

Net Name Suffix









0 = Active Low signal

Signal Conditioning

D = Damped (by a resistor)
Q = Isolated (by a Q-switch)
L = Filtered (by an inductor or bead)

5.Board Stack up Description


PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer (AGTL, CLOCK, DDR)
Layer 4		Power Plane
Layer 5		Ground Plane
Layer 6		Stripline Layer (Analog, LVDS, other)
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer


6.Schematic modify Item and History :

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



First International Computer, Inc.
 2FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		
LM7W < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<	0.2
Date	Monday, November 14, 2005	Sheet 6 of 55

8. Layout Guideline :

Montara-GM DDR Layout Guidelines

Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length


DDR Signal Groups

Group	Signal Name
Clocks	SCK#[5:0] SCK#[5:0]
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]
Control	SCKE[3:0] SCSH[3:0]
Command	SMA[12:6,3:0] SBA[1:0] SEAS# SCAS# SWE#
CPC	SMA[5,4,2,1] SMB[5,4,2,1]
Feedback	RCVENOUT# RCVENIN#


Length Matching Formulas

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0"	Clock + 0.5"
Command to Clock	Clock - 1.0"	Clock + 2.0"
CPC to Clock	Clock - 1.0"	Clock + 0.5"
Strobe to Clock	Clock - 1.0"	Clock + 0.5"
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines




Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines



CPC Signals Topologies and Routing Guidelines



CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	2" - 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" - 9.0" MAX : 8.5"	5 / 20 mils	* 66MCLK_ICH & AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5"-9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	3.5" - 12.5"	5 / 20 mils	

SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil



First International Computer, Inc.
 #FL-NO.300, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title		
LM7W < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<	0.2
Date	Monday, November 14, 2005	Sheet 7 of 55

14 AGTL+ HAQ[31..3] <<> AGTL+ HAQ[31..3]

AGTL+ HDQ[63..0] <<> AGTL+ HDQ[63..0] 14

9,14,26,38,47 VCCP



9/12 Cancel

System Bus Common Clock Signal Layout Guide :

ADS#, BNR#, BPR#, BR#, DBSY#, DEFER#, DPWR#, DRDY#, HIT#, HITM#, LOCK#, RS12_0#, TRDY#, RESET#	Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line(Int. Layer) Micro-strip(Ext. Layer)	1.0 - 6.5 inch	55 +/- 10%	4 & 8(Int. Layer) 5 & 10(Ext. Layer)	

Source Synchronous DATA :

DATA#[63..0], DINV#[3..0], DSTB#[3..0], DSTBP#[3..0]	Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line	1.0 - 6.5 inch	55 +/- 10%	4 & 12	


Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
DATA#[15..0], DINV0#	+/- 100 mils	DSTBP0#, DSTBN0#	+/- 25 mils
DATA#[31..16], DINV1#	+/- 100 mils	DSTBP1#, DSTBN1#	+/- 25 mils
DATA#[47..32], DINV2#	+/- 100 mils	DSTBP2#, DSTBN2#	+/- 25 mils
DATA#[63..48], DINV3#	+/- 100 mils	DSTBP3#, DSTBN3#	+/- 25 mils

Source Synchronous ADDRESS :

Address#[31..3], REQ#[4..0], ADSTB#[1..0]	Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line	1.0 - 6.5 inch	55 +/- 10%	4 & 12	


Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
A#[16..3], REQ#[4..0]	+/- 200 mils	ADSTB0#	+/- 25 mils
A#[31..17]	+/- 200 mils	ADSTB1#	+/- 25 mils

Topology : IERR#, FERR#, THERMTRIP#



L1	L2	L3	R1	Rtt	Transmission Line
0.5" - 12"	0" - 3.0"	0" - 3.0"	56 +/- 5%	56 +/- 5%	Micro-strip
0.5" - 12"	0" - 3.0"	0" - 3.0"	56 +/- 5%	56 +/- 5%	Strip-line


Topology : PROCHOT#



Rs : 330 +/- 5%
R1 : 1.3K +/- 5%
R2 : 330 +/- 5%


L1	L2	L3	L4	Rtt	Transmission Line
0.5" - 12"	0" - 3.0"	0" - 3.0"	0.5" - 12"	56 +/- 5%	Micro-strip
0.5" - 12"	0" - 3.0"	0" - 3.0"	0.5" - 12"	56 +/- 5%	Strip-line

Topology : PWRGOOD




L1	L2	Rtt	Transmission Line
0.5" - 12"	0" - 3.0"	330 +/- 5%	Micro-strip
0.5" - 12"	0" - 3.0"	330 +/- 5%	Strip-line

Topology : DPSLP#




L1	L2	Transmission Line
0.5" - 12"	0.5" - 6.5"	Micro-strip
0.5" - 12"	0.5" - 6.5"	Strip-line

Topology : LINT1, LINT0, A20M#, IGNNE#, SLP#, SM#, STPCLK#



L1	Transmission Line
0.5" - 12"	Micro-strip
0.5" - 12"	Strip-line


Topology : INIT# driven ICH4



Rs : 330 +/- 5%
R1 : 1.3K +/- 5%
R2 : 330 +/- 5%


L1 + L2	L3	L4	Transmission Line
0.5" - 12"	0" - 3.0"	0.5" - 6.0"	Micro-strip
0.5" - 12"	0" - 3.0"	0.5" - 6.0"	Strip-line

Topology : CPU RESET#



L1	L2 + L3	L3	Rs	Rtt
1.0" - 6.0"	12.0" max	0.5" max	22.6 +/- 1%	54.9 +/- 1%

GTLREF = 2/3 VCCP
Max Length : 0.5"




	TEST1	TEST2
Banias processor A0	1K	1K
Banias processor A1 or later	No Stuff	No Stuff

First International Computer, Inc.
2FL, NO.300, Yang Guang St., Neihu
114 (TAIPEI), TAIWAN, ROC
(886-2)8751-8751

Doc# **LM7W < VIA N600 + VT8237R >**
Size C Document Number **< CPU 1/2 >** Rev 0.2

Date: Monday, November 14, 2006 Sheet 8 of 55




Place each pair(0.1uFxl, 10uFxl) per pin.

"Banias Only"

One Ground One Via

THERMAL SENSOR




1. Far away the CRT, clock generator, memory bus, PCI bus.
 2. As close CPU as possible.

10 mil _____
 10 mil _____
 10 mil _____

Place this TR closed to VGA Chip.

RTC Discharge Circuit






Clock Latout Guideline




CLOCKS	LENGTH	TRACE / SPACE	NOTES
HOST Clock CPU_BCLK[1..0] MCH_BCLK[1..0] ITP_BCLK[1..0]	2" - 8"	5 / 20 mils (5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & MCH trace mismatch within 20 mil
CLK66 Clock CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" - 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" - 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock CLK_MINIPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 20"
CLK14 Clock CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"-9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" - 12.5"	5 / 20 mils	

Clock Package Length
Basis Processor Package Length 485 mils
Montara-GM CMOS Package Length 1142 mils
CPU Socket Equivalent Length 157 mils

- Clock Layout :**
1. Close to Clock generator
 2. Trace as short as possible and use 12 mil
 3. Place crystal within 500 mils of CLK Generator







FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	REF
0	0	0	0	0	100.00M	66.67M	33.33M	14.318M
0	0	0	0	1	200.00M	66.67M	33.33M	14.318M
0	0	0	1	0	133.33M	66.67M	33.33M	14.318M
0	0	0	1	1	166.67M	66.67M	33.33M	14.318M
0	0	1	0	1	400.00M	66.67M	33.33M	14.318M



First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751


DDR CLOCK BUFFER



First International Computer, Inc. 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751		
Title LM7W < VIA VN800 + VT8237R >		
Size	Document Number	Rev.
C	<clock buffer>	0.2
Date:	Monday, November 14, 2006	Sheet 13 of 55

8 AGTL+ HA0[31..3]
8 AGTL+ HRC0[4..0]
8 AGTL+ HD0[63..0]

8,9,26,38,47 VCCP



AGTL+ HA03 Y29
AGTL+ HA04 V27
AGTL+ HA05 AA20
AGTL+ HA06 Y27
AGTL+ HA07 Y26
AGTL+ HA08 AC27
AGTL+ HA09 AA28
AGTL+ HA10 AB27
AGTL+ HA11 AA27
AGTL+ HA12 AC29
AGTL+ HA13 AB28
AGTL+ HA14 AB28
AGTL+ HA15 AC28
AGTL+ HA16 A28
AGTL+ HA17 T28
AGTL+ HA18 R28
AGTL+ HA19 N28
AGTL+ HA20 N28
AGTL+ HA21 P29
AGTL+ HA22 P27
AGTL+ HA23 R27
AGTL+ HA24 N26
AGTL+ HA25 T26
AGTL+ HA26 P26
AGTL+ HA27 R26
AGTL+ HA28 N27
AGTL+ HA29 N26
AGTL+ HA30 R26
AGTL+ HA31 T27
VN800 NCL28 LZ6
VN800 NCL25 T26
HA33

HOST CPU INTERFACE

8 AGTL+ ADSTB00 W28
8 AGTL+ ADSTB10 T28
8 AGTL+ ADSTB10 R28

T30 1
8 AGTL+ ADS0 M28
8 AGTL+ BNR0 M28
8 AGTL+ BPR0 T29
8 AGTL+ BR00 M25
8 AGTL+ DBS00 L27
8 AGTL+ DEFER0 M25
8 AGTL+ DRD00 L27
8 AGTL+ HIT0 L26
8 AGTL+ HTM0 L26
8 AGTL+ LOCK0 L26
8 AGTL+ TRD00 M24

8 AGTL+ HREQ0[4..0] AGTL+ HREQ00 HREQ0
AGTL+ HREQ01 HREQ01
AGTL+ HREQ02 HREQ02
AGTL+ HREQ03 HREQ03
AGTL+ HREQ04 HREQ04



8 AGTL+ RS0[2..0] AGTL+ RS00 RS0
AGTL+ RS01 RS1
AGTL+ RS02 RS2

8 AGTL+ DINV00 C28
8 AGTL+ DINV10 H27
8 AGTL+ DINV20 B21
8 AGTL+ DINV30 A21

8 AGTL+ CPURST0 D14
12 HCLKNB Y23
12 HCLKNB W23

GTLVREF_NB R24
GTLVREF_NB1 F22
GTLVREF_NB1 G24
GTLVREF_NB1 F19
GTLVREF_NB1 F16

make sure??




Place these parts near N.B as close as possible. And place each capacitor per pin.

HD200 D27 AGTL+ HD00
HD001 D26 AGTL+ HD01
HD002 D29 AGTL+ HD02
HD003 C26 AGTL+ HD03
HD004 C28 AGTL+ HD04
HD005 D28 AGTL+ HD05
HD006 A27 AGTL+ HD06
HD007 B29 AGTL+ HD07
HD008 B26 AGTL+ HD08
HD009 C26 AGTL+ HD09
HD010 C25 AGTL+ HD10
HD011 D24 AGTL+ HD11
HD012 A26 AGTL+ HD12
HD013 D24 AGTL+ HD13
HD014 C25 AGTL+ HD14
HD015 C26 AGTL+ HD15
HD016 C28 AGTL+ HD16
HD017 C29 AGTL+ HD17
HD018 A28 AGTL+ HD18
HD019 C27 AGTL+ HD19
HD020 C26 AGTL+ HD20
HD021 C29 AGTL+ HD21
HD022 C27 AGTL+ HD22
HD023 C26 AGTL+ HD23
HD024 C28 AGTL+ HD24
HD025 C29 AGTL+ HD25
HD026 C27 AGTL+ HD26
HD027 C29 AGTL+ HD27
HD028 C27 AGTL+ HD28
HD029 C27 AGTL+ HD29
HD030 C28 AGTL+ HD30
HD031 C29 AGTL+ HD31
HD032 C23 AGTL+ HD32
HD033 C24 AGTL+ HD33
HD034 C24 AGTL+ HD34
HD035 A24 AGTL+ HD35
HD036 A23 AGTL+ HD36
HD037 B23 AGTL+ HD37
HD038 A22 AGTL+ HD38
HD039 C23 AGTL+ HD39
HD040 F21 AGTL+ HD40
HD041 C22 AGTL+ HD41
HD042 C21 AGTL+ HD42
HD043 C21 AGTL+ HD43
HD044 C20 AGTL+ HD44
HD045 D21 AGTL+ HD45
HD046 F20 AGTL+ HD46
HD047 F20 AGTL+ HD47
HD048 B19 AGTL+ HD48
HD049 C19 AGTL+ HD49
HD050 A20 AGTL+ HD50
HD051 B18 AGTL+ HD51
HD052 C20 AGTL+ HD52
HD053 A20 AGTL+ HD53
HD054 C18 AGTL+ HD54
HD055 B17 AGTL+ HD55
HD056 B16 AGTL+ HD56
HD057 A17 AGTL+ HD57
HD058 C14 AGTL+ HD58
HD059 C15 AGTL+ HD59
HD060 A18 AGTL+ HD60
HD061 B15 AGTL+ HD61
HD062 B14 AGTL+ HD62
HD063 A15 AGTL+ HD63


HDSTBP0 B27 AGTL+ DSTBP00 8
HDSTBN0 C27 AGTL+ DSTBN00 8
HDSTBP1 H28 AGTL+ DSTBP10 8
HDSTBN1 G28 AGTL+ DSTBN10 8
HDSTBP2 D23 AGTL+ DSTBP20 8
HDSTBN2 D22 AGTL+ DSTBN20 8
HDSTBP3 C17 AGTL+ DSTBP30 8
HDSTBN3 C16 AGTL+ DSTBN30 8
DPWR K24 AGTL+ DPWR0 8

U13A ASIC VN800 HSBGA 567PIN VIA




8,9,26,38,47 VCCP

Place these parts near N.B as close as possible.




First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751

Title		LM7W < VIA VN800 + VT8237R >	
Size	C	Document Number	<VN800 host>
Date	Monday, November 14, 2006	Sheet	14 of 55
Rev	0.2		



DDR2 SDRAM INTERFACE

These packs and resistor
Please close to DIMM



MEMDET
0 =>DDR
1 =>DDR2

M_RAS	C563	33pF 50V 5% SMT0402 NPO LR(INU)
M_CAS	C561	33pF 50V 5% SMT0402 NPO LR(INU)
M_WE	C562	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA0	C564	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA1	C565	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA2	C547	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA3	C530	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA4	C531	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA5	C555	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA6	C554	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA7	C567	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA8	C566	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA9	C568	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA10	C546	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA11	C569	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA12	C570	33pF 50V 5% SMT0402 NPO LR(INU)
M_AA13	C579	33pF 50V 5% SMT0402 NPO LR(INU)
M_BA0	C553	33pF 50V 5% SMT0402 NPO LR(INU)
M_BA1	C545	33pF 50V 5% SMT0402 NPO LR(INU)

DCLKI = L_DDR + 2".
DCLKO as short as possible.

First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751










Table listing pin connections for the V-LINK interface, including pins like V1-V7, VBE, UPSTB+, UPSTB-, DNSTB+, DNSTB-, UPCMD, DNCMD, VLCOMP, VLVPF, SUSST, TESTIN, RESET, PWROK, XIN, INTA, AR, AB, AG, VSYNC, HSYNC, RSET, SPCLK2, DISPCLK0, DISPCLK1, DISPCLKI, DISPCLKO, TVD00-DVPO10, TVD01-DVPO10, TVD02-DVPO10, TVD03-DVPO10, TVD04-DVPO10, TVD05-DVPO10, TVD06-DVPO10, TVD07-DVPO10, TVD08-DVPO10, TVD09-DVPO10, TVD10-DVPO10, TVD11-DVPO10, TVHS-DVPHS, TVDE-DVPODE, TVCLK-DVPOCLK, TVCLKR, TVPDET, TVVSDVPHS.

Table listing pin connections for the CRT interface, including pins like NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.

Table listing pin connections for the DVPO interface, including pins like TVD00-DVPO00, TVD01-DVPO01, TVD02-DVPO02, TVD03-DVPO03, TVD04-DVPO04, TVD05-DVPO05, TVD06-DVPO06, TVD07-DVPO07, TVD08-DVPO08, TVD09-DVPO09, TVD10-DVPO10, TVD11-DVPO11, TVHS-DVPHS, TVDE-DVPODE, TVCLK-DVPOCLK, TVCLKR, TVPDET, TVVSDVPHS.

Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.









Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.

Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.

Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.

Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.

Table listing pin connections for the Graphics control PLL, including pins like NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10, NB LP9, NB LP8, NB LP7, NB LP6, NB LP5, NB LP4, NB LP3, NB LP2, NB LP1, NB LP23, NB LP22, NB LP21, NB LP20, NB LP19, NB LP18, NB LP17, NB LP16, NB LP15, NB LP14, NB LP13, NB LP12, NB LP11, NB LP10.



First International Computer, Inc. 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751

File: LM7W < VIA VN800 + VT8237R > Size: C Document Number: <VN800 vedio> Rev: 0.2 Date: Monday, November 14, 2006 Sheet: 16 of 55

16.20,37,47 1.5VDDM

K10 VCC15
 K11 VCC15
 K12 VCC15
 K13 VCC15
 K15 VCC15
 K17 VCC15
 K19 VCC15
 K20 VCC15
 L10 VCC15
 L20 VCC15
 N10 VCC15
 P20 VCC15
 R10 VCC15
 T20 VCC15
 W10 VCC15
 Y10 VCC15
 Y12 VCC15
 Y14 VCC15
 Y16 VCC15
 Y18 VCC15
 Y20 VCC15


AH11 GND
 AH14 GND
 AL400 GND
 AL402 GND
 AL403 GND
 AL428 GND

A14 GND
 A16 GND
 A19 GND
 B2 GND
 B4 GND
 B22 GND
 B26 GND
 B28 GND
 D15 GND
 D16 GND
 D19 GND
 E2 GND
 E22 GND
 E26 GND
 E28 GND
 E29 GND
 H2 GND
 H5 GND
 H26 GND
 H29 GND
 L2 GND
 L6 GND
 L25 GND
 L28 GND
 M12 GND
 M13 GND
 M14 GND
 M15 GND
 M16 GND
 M17 GND
 M18 GND
 N12 GND
 N13 GND
 N14 GND
 N15 GND
 N16 GND
 N17 GND
 N18 GND
 P2 GND
 P5 GND
 P12 GND
 P13 GND
 P14 GND
 P15 GND
 P16 GND
 P17 GND
 P18 GND
 P25 GND
 P28 GND
 R12 GND
 R13 GND
 R14 GND
 R15 GND
 R16 GND
 R17 GND
 R18 GND
 T12 GND
 T13 GND
 T14 GND

V14 GND
 V15 GND
 V16 GND
 V17 GND
 V18 GND
 V19 GND
 V20 GND
 V21 GND
 V22 GND
 V23 GND
 V24 GND
 V25 GND
 V26 GND
 V27 GND
 V28 GND
 V29 GND
 V30 GND
 V31 GND
 V32 GND
 V33 GND
 V34 GND
 V35 GND
 V36 GND
 V37 GND
 V38 GND
 V39 GND
 V40 GND
 V41 GND
 V42 GND
 V43 GND
 V44 GND
 V45 GND
 V46 GND
 V47 GND
 V48 GND
 V49 GND
 V50 GND
 V51 GND
 V52 GND
 V53 GND
 V54 GND
 V55 GND
 V56 GND
 V57 GND
 V58 GND
 V59 GND
 V60 GND
 V61 GND
 V62 GND
 V63 GND
 V64 GND
 V65 GND
 V66 GND
 V67 GND
 V68 GND
 V69 GND
 V70 GND
 V71 GND
 V72 GND
 V73 GND
 V74 GND
 V75 GND
 V76 GND
 V77 GND
 V78 GND
 V79 GND
 V80 GND
 V81 GND
 V82 GND
 V83 GND
 V84 GND
 V85 GND
 V86 GND
 V87 GND
 V88 GND
 V89 GND
 V90 GND
 V91 GND
 V92 GND
 V93 GND
 V94 GND
 V95 GND
 V96 GND
 V97 GND
 V98 GND
 V99 GND
 V100 GND


U13D ASIC NB VN800 HSBGA 567PIN VIA

16.20,37,47 1.5VDDM



<p>First International Computer, Inc. 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751</p>		
Title	LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev
C	<VN800 power>	0.2
Date	Monday, November 14, 2006 Sheet 17 of 55	

SO DIMM 1




SCKT FOXCONN SMT DDR SO-DIMM H=9.2 STD AS04A21-MSN-4F Lead-free & RoHS




Place one cap close to every 2 pullup resistors terminated to 0.9vddm

400 mils






NOTE: ALL terminal close DIMM1

5/19 EMI ADD



120mil






SO DIMM 0




Place one cap close to every 2 pullup resistors terminated to 0.9vddm




NOTE: ALL terminal close DIMM1

Place these resistors near so-Dimm1




5/19 EMI ADD



Place these 2.2uF caps near so-Dimm1


Place these 0.1uF caps near so-Dimm1





Place these Hi-Freq decoupling caps near GMCH

First International Computer, Inc.
 2FL, No. 302, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751


File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <DDR-dimm-2>	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 19	of 55




SUPPORT "EDID"



I2CSEL(pin61) Setting	Pull down(R5; Remove: R6; Mount) is Hardware Controlled LVDS Tx	Pull High 2.5V(R5; Mount; R6; Remove) is Software Controlled LVDS Tx
	<p>Note: If using H.W. control, please do some reworkings. ====> Tx Side: R7; Remove; R8; Mount; R9; Remove</p>	<p>Note: If using S.W. control, please do some reworkings. ====> Tx Side: R7; Mount; R8; Remove; R9; Mount</p>
DSEL (pin60) setting	<p>The signals of DSEL, DUAL and EDGE are Controlled by I2C.</p>	
	<p>Differential CLK in Pull High 2.5V(R8)</p>	<p>Single-ended CLK in</p>
EDGE (pin18) setting	<p>Rising edge Pull down(R10) Falling edge Pull High 2.5V</p>	
DUAL (pin23) setting	<p>Signal Channel Pull down(R11) Dual Channel Pull High 2.5V(R13)</p>	
	<p>*VT1631L: Free choice VT1634: Please tie to down</p>	




Place close to VT1631



STRAPPING	PULL-UP	PULL-DOWN
FP_PRE	Pull high (Default)	Reserve
FP_DUAL	Two Channel	Single Channel (Default)
FP_I2CSEL	I2C active (Default)	I2C Inactive
FP_MSEN	Interrupt active (Default)	Interrupt Inactive
FP_PD	Normal Mode (Default)	Power Down Mode
FP_DSEL	Single-End CLK (Default)	Differential-End CLK
FP_R_FB	Falling Edge	Rising Edge (Default)
FP_MODSEL	24bit Mode (Default)	12bit Mode



Title: **LM7W < VIA N800 + VT8237R >**
 Document Number: **<LVDS 1631>**
 Date: Monday, November 14, 2006 Sheet 20 of 55



LVDS Interface

Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10" Cable MAX 16"	4 mils (stripline) 6 mils (microstrip)	20 mils (edge to edge) 7 mils (edge to edge) 20 mils (pair to pair) 20 mils (to non LVDS signal)	+/-20 mils (data to #1e22)mils (with a X +/-20 mils (clock to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils


First International Computer, Inc.
 2FL, NO.300, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Title: **LM7W < VIA VN800 + VT8237R >**
 Document Number: **<LCD connector>**
 Date: Monday, November 14, 2006 Sheet 21 of 55


Rev: 0.2




10,11,24,26,29,32,34,35,37,41,42,45,46,52




8,10,11,12,14,15,16,18,19,20,21,23,24,25,26,27,29,33,34,37,38,41,42,44,46,47,52

























8,10,11,12,14,15,16,18,19,20,21,23,24,25,26,27,29,33,34,37,38,41,42,44,46,47,52



First International Computer, Inc. 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751		
Title	LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev. 0.2
C	<CRT connector>	
Date:	Monday, November 14, 2006	Sheet 22 of 55



10,11,22,26,29,32,34,35,37,41,42,45,46,52 5VDVDD



10/12 For Audio Noise issue

10/25 Change

Power Management Event Detection

SMB

SATA




Table with 4 columns: GPT0A, GPT0C, Host Clock, and Auto mode. Values include 0, 1, 100MHz, 133MHz, 200MHz, and Auto mode.

Table with 4 columns: GPT0A, GPT0C, Host Clock, and Auto mode. Values include 0, 1, 100MHz, 133MHz, 200MHz, and Auto mode.


First International Computer, Inc. 2FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751

LM7W < VIA VN800 + VT8237R >

Document Number: <VT8237 IDE/AC-Link> Rev: 0.2

Date: Monday, November 14, 2006 Sheet: 1 of 55

SB_VREF=0.45



> 10 mil

Trace 8mil, space 24mil.

SB_X1 SB_X2

10/18 cancel connect to GND

12,13,20,23,24,26,45 2.5VDDM

VT8237/8235CE

V-LINK

Serial EEPROM

CPU Interface

LPC

APIC

For VT8235CE

E24, G23, L26, L25, E26, E25, L24, M26, G22, F23, D7, AC9, AB8, --->NC

ASIC SB VT8237R BGA 539PIN REV.CD VIA Lead-Free



VIA 3/16 recommend

+2.5VSBRAM


3VDDM

- 2.5VDDM
C783 4.7uF 10V 80-20% SMT0805 Y5V C2012Y5V1A475ZT TDK LR
C780 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C773 0.01uF 16V 10% SMT0402 X7R LR
C766 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C772 0.01uF 16V 10% SMT0402 X7R LR
C763 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C776 0.01uF 16V 10% SMT0402 X7R LR
C764 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C768 0.01uF 16V 10% SMT0402 X7R LR
C781 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C767 0.01uF 16V 10% SMT0402 X7R LR
C778 0.1uF 16V +/-10% SMT0603 X7R 0603B104K160CT WALSIN Lead-Free
C771 0.01uF 16V 10% SMT0402 X7R LR


SEEDI ==> MII Serial EEPROM
0 - USE Serial EEPROM(Default)
1 - Not Use Serial EEPROM




R1119 Close to SB.




- Closed to SB
H_NMI C305 100pF 50V 5% 0402(NU)
H_SMI0 C308 100pF 50V 5% 0402(NU)
H_A20M0 C307 100pF 50V 5% 0402(NU)
H_IGNNE0 C786 100pF 50V 5% 0402(NU)
H_INTR C306 100pF 50V 5% 0402(NU)
H_STPCLK0 C304 100pF 50V 5% 0402(NU)
H_CPUSLP0 C312 100pF 50V 5% 0402(NU)
CPU_DPSLP0 C769 100pF 50V 5% 0402(NU)
H_INIT0 C300 100pF 50V 5% 0402(NU)
R0.4 Modify




CPU POWER OK CIRCUIT



SYSTEM POWER OK CIRCUIT



VR_ON



Reserve

12,13,20,23,24,25,45 2.5VDDM







8,10,11,12,14,15,16,18,19,20,21,22,23,24,25,27,29,33,34,37,38,41,42,44,46,47,52 3VDDM





First International Computer, Inc.
 2/F, No. 300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title		LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev	
C	<POWER Good>	0.2	
Date	Monday, November 14, 2005	Sheet	26 of 55






TYPE III MODEM / LAN CONNECTOR



First International Computer, Inc.
 2/F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751


File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <Mini-PCI>	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 29	of 55



TX & RX layout guide





other	24 MIL	
TX+	10 MIL	6 MIL
TX-	24 MIL	6 MIL
other		

LAN RJ45 JACK



First International Computer, Inc.
 2/F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: **LM7W < VIA VN800 + VT8237R >**
 Size: Document Number **<VT6103L LAN PHY>** Rev: 0.2
 Date: Monday, November 14, 2005 Sheet: 30 of 55




First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		
LM7W < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<USB CNN>	0.2
Date	Monday, November 14, 2005	Sheet 31 of 55



SATA Layout Note:

MS or SL:




TX

RX

- * Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- * TX/RX trace length < 2 inches.
- * TX+/- need matching trace ±10 mils length.
- * RX+/- need matching trace ±10 mils length.
- * SATA Pair to Pair Trace matching trace ±10 mils length.

NOTE


SATA differential stripline 20:5:6:5:20
 SATA differential microstripline 20:6:6:6:20
 請包GROUND



IDE Signals

Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_FDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10

CDROM CNN



First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: **LM7W < VIA VN800 + VT8237R >**
 Size: C Document Number
 <IDE connector>
 Rev: 0.2
 Date: Monday, November 14, 2005 Sheet: 32 of 55


PMU08

CLOSE TO PIN 1 OF PMU08

ATTENTION

IT IS POSSIBLE TO CUT THE PATTERN OF PIN78 AND PIN79


GPIOA0-A7---INPUT
 GPIOB0-B6---INPUT
 GPIOB7---OUTPUT
 GPIOC0-C2---INPUT
 GPIOC2-C3---OUTPUT




- PMU3V 11,39,48,49,50,51
- 3VDDA 11,21,23,24,25,37,39,45,46,48,49
- 3VDDS 11,23,26,27,28,29,30,36,37,38,39,40,44,46
- 3VDDM 8,10,11,12,14,15,16,18,19,20,21,22,23,24,25,26,27,29,34,37,38,41,42,44,46,47,52
- 3VDDS 11,23,26,27,28,29,30,36,37,38,39,40,44,46

- OCHG01 51
- TRICHG01 51
- LED_G 37
- LED_A 37
- CHGLED 37
- PM_RIO 24
- SUS_A0 24
- RI_10 27
- PDCOM0 29
- PCMRIO 37
- PRSTMSKO 39
- AMP_MUTE0 42
- LANPOWER_ON 20,38
- PM_BATLOW 24
- DCON 39,48,51
- PMU_BLAJD 52
- EC_SCI0 24
- BSEL1 49
- LATCH 49

3月30日
 REM 請擺在上層




MAIN BATTERY VOLTAGE SENSE



First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751




File	LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev
C	<LPC PMU08>	0.2
Date	Monday, November 14, 2005	Sheet 33 of 55



First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihsu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <KBC M38867>	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 34	of 55

INT KB CNN




First International Computer, Inc. 3FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File	LM7W < VIA VN800 + VT8237R >
Size	Document Number
C	<INT K/B /GP/SW CNN>
Date	Monday, November 14, 2005
Sheet	35 of 55
Rev	0.2


MDC 1.5 CNN



PCBEEP




9/8 Change




First International Computer, Inc.
 2/F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		
LM7W < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<MDC CNN / PCBEEP>	0.2
Date	Monday, November 14, 2005	Sheet 36 of 55


LID Switch




4M FLASH ROM






RESUME RESET




PCI RESET & PCI NON RESET





COUPON4X2





First International Computer, Inc.
 2/F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <OVP CKT>	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 40	of 55


10mil _____ A_GND_POWER
 10mil _____ 10mil AC97_PCBEEP
 10mil _____ 10mil A_GND_POWER

10/25 Change to 0 ohm SMT0805(11-14211-00)



Please close to CODEC CHIP



NU FOR AUDIO QUALITY



- AC97 CODEC Layout Guide:**
- The digital and analog gnd should be separated 2-3mm gap
 - All the analog trace routing should be over the analog plane
 - The analog and digital planes should electrically shorted at one place
 - All supply high frequency decoupling reference high frequency decoupling and filter caps must be routed on the same layer as the codec
 - Analog I/O routing should be kept as short as possible
 - Analog I/O routing should be shielding with analog ground traces
 - Use of ground plane fill and the copper fill should be shorted to the analog ground plane
 - The AC-link signal should be as short as possible
 - AC-link clock signal should have a series resistor close to the codec
 - The AC-link signal should be shielding with ground
 - Split analog and digital ground planes and 2-3mm
 - Analog signals only over analog ground plane
 - Digital signals only over digital ground plane
 - Locate analog section away from high speed digital circuits
 - Place smallest bypass capacitor closest to IC pin
 - Use metal film resistors and NPO capacitors in analog path
 - The Audio signals trace width is 12mil or more

9/14 Change G924

10.11,22,24,26,28,32,34,35,37,42,45,46,52




AC97 CODEC Power Consumption:
 Power Dissipation: TYP 330mW
 Icc: TYP 40mA (Digital)
 Icc(stbby): TYP 0mA (Digital)
 Icc: TYP 40mA (Analog)
 Icc(stbby): TYP 0.13mA (Analog)




First International Computer, Inc.
 2FL, NO.300, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title: **LM7W < VIA NR800 + VT8237R >**
 Document Number: **<ALC655 codec>**
 Date: Monday, November 14, 2006 Sheet 41 of 55 Rev. 0.2

Please close to AMP CHIP




AGND	10mil	10mil
SPKOUTL+	10mil	10mil
AGND	10mil	10mil
SPKOUTL-	10mil	10mil
AGND	10mil	10mil
SPKOUTR+	10mil	10mil
AGND	10mil	10mil
SPKOUTR-	10mil	10mil
AGND	10mil	10mil





First International Computer, Inc.
 #FL-NC-300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: LM7W < VIA VN800 + VT8237R >		
Size: C	Document Number: <AMP G1432+1410>	Rev: 0.2
Date: Monday, November 14, 2005	Sheet: 42 of 55	



9/16 Cancel USB CON



Normal=LOW
Headphone insert=High



DDR POWER




First International Computer, Inc.
 2/F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File			LM7W < VIA VN800 + VT8237R >
Size	Document Number		Rev
C	<DDR2 POWER>		0.2
Date	Monday, November 14, 2005	Sheet	44 of 55

9/12 Cancel


1.5VDDA 0.7A




2.5VDDA 0.6A



2.5VDDM 0.6A





1.8VDDM 1.5A




First International Computer, Inc.
 2FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev	
C	<1.5V / 2.5V / 1.8V>	0.2	
Date	Monday, November 14, 2005	Sheet	45 of 55


3VDDS & 5VDDS



3VDDM/5VDDM



VCCP, VORE_GMCH



For CPU / MCH
Tolerance : 1.00V - 1.10V
Max Current : 2.5A + 2.4A


$$V_{out} = V_{ref} \left(\frac{R1}{R1+R2} \right)$$

$$R1 = R2 \left(\frac{V_{out}}{V_{ref}} - 1 \right)$$

FANS236 Vref=0.9V

- DDR_1.8VDD Setting
- RDS(on)=32m, I(max)=3A
 - 1. R_{sense} = $\frac{I_{load}(max) \cdot RDS(on)}{I_{sense}}$ = $\frac{3A \cdot 32m}{150uA}$ = 640
 - 2. I_{limit} = $1.2 \cdot \frac{V_{DD}}{R_{sense}}$ = $1.2 \cdot \frac{1.8V}{640}$ = 7.2A
 - 3. R_{limit} = $\frac{I_{limit} \cdot RDS(on)}{I_{sense}}$ = $\frac{7.2A \cdot 32m}{150uA}$ = 35.9K

File	LM7M < VIA VN800 + VT8237R >		
Size	Document Number		Rev
Client	<VCCP & 1.5VDDM>		
Date	Monday, November 14, 2005	Sheet	47 of 55



10.37,44,47,49,51,52 DCIN

4.5A 200 MIL

5A 200 MIL

5A 200 MIL

5A 200 MIL

40 MIL


40 MIL

9/2

9/2


9/2


10/14



First International Computer, Inc.
 2FL, NO. 300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File	LM7W < VIA VN800 + VT8237R >		
Size	Document Number		Rev
C	<3VDDA/ 5VDDA/ PMU>		0.2
Date	Monday, November 14, 2005	Sheet	48 of 55





CHR BATTERY IN







Close to PMU08



First International Computer, Inc.
 3FL, No. 300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751



File		LM7W < VIA VN800 + VT8237R >	
Size	Document Number		
C	<AC-IN / Battery CNN>	Rev	0.2
Date	Monday, November 14, 2005	Sheet	50 of 55


winky 0710





Inverter Control

LCD brightness control








NOTE
MIC1IN, MIC2IN, INTERNAL_MIC
請包AGROUND



NOTE
HP_L, HP_R請包AGROUND





HEADPHONE JACK









First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751


File		LM7W < VIA VN800 + VT8237R >	
Size	Document Number	Rev	
C	<Audio Board>	0.2	
Date	Monday, November 14, 2005	Sheet	53 of 55



resistance on M/B




switch board con



10 9 8 7 6 5 4 3 2 1

H
G
F
E
D
C
B
A

H
G
F
E
D
C
B
A

		First International Computer, Inc.	
		2/F, NO. 300, Yang Guang St., Neihu	
		114 TAIPEI, TAIWAN, R.O.C.	
		(886-2)8751-8751	
Title			
LM7W < VIA VN800 + VT8237R >			
Size	Document Number		Rev
C	<update list>		0.2
Date	Monday, November 14, 2005	Sheet	55 of 55
	2		1

10 9 8 7 6 5 4 3 2 1