

# JM31-CP Block Diagram

Project code: 91.4HL01.001  
 PCB P/N : 48.4HL01.031  
 REVISION : 09921-3

**Clock Generator**  
 ICS9LRS3197AKLFT<sub>3</sub>

**DDRIII Slot 0**  
 800/1066/1333 20

**DDRIII Slot 1**  
 800/1066/1333 21

**Intel CPU**  
**Arrandale**  
 4, 5, ..., 9, 10

**Madison**  
**ATI**  
 22

**HDMI**  
 25

**INTEL**  
**PCH**  
 14 USB 2.0/1.1 ports  
 ETHERNET (10/100/1000Mb)  
 High Definition Audio  
 6 SATA ports  
 8 PCIE ports  
 ACPI 1.1  
 LPC I/F  
 PCI/PCI BRIDGE  
 11, 12, ..., 18, 19

**Mini-Card**  
**3G**  
 37

**Mini-Card**  
**WLAN**  
 38

**RJ45 CONN**  
 32

**Giga LAN**  
**Atheros AR8151**  
 31

LAN Small Card  
 Project code: 91.4HL01.001  
 PCB P/N: 09733

**HD AUDIO CODEC**  
**ALC271X**  
 33

MIC IN  
 Digital MIC

LINE OUT

2CH SPEAKER

CPU FAN 2

CPU FAN 1

**Flash ROM**  
**128KB**  
 41

**Thermal Sensor**  
**G787**  
 39

**Touch PAD**  
 43

**Int. KB**  
 40

**KBC**  
**NPCE781B**  
 40

**LPC debug**  
 41

**Flash ROM**  
**4MB**  
 41

**Power Board**  
 37

Cardreader Small Card  
 Project code: 91.4HL01.001  
 PCB P/N : 09734

**WEBCAM**  
 23

**BLUETOOTH**  
 29

**USB x 2**  
 30

**Card Reader**  
**AU 6433**  
 37

**SD/MMC**  
**MS/MS Pro/xD**  
 37

Cardreader Small Card  
 Project code: 91.4HL01.001  
 PCB P/N : 09732

**SATA HDD**  
 26

SPI

SATA

USB 2.0

LVDS ICH

RGB CRT

CRT 24

**LCD**  
**WXGA+**  
 23

FDIx8

DMIx4

PCI EXPRESS GRAPHIC  
**X16**


Digital Display

DDRII Channel A

DDR II Channel B

SYSTEM DC/DC RT8223BGQW	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
CPU DC/DC ISL62882HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
MAXIM CHARGER ISL62881HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 53

### PCB STACKUP



Madison ATI

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title \_\_\_\_\_

**Block Diagram**

Size A3 Document Number \_\_\_\_\_ Rev -1

**JM31-CP**

Date: Thursday, February 25, 2010 Sheet 1 of 62

# PCH Strapping

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b>
GNT0#, GNT1#	<b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)</b> = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	<b>Default:</b> Do not pull low. <b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	<b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor <b>Disable iTPM:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	<b>Low (0):</b> Flash Descriptor Security will be overridden. <b>High (1) :</b> Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

# Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	<b>Reserved - Temporarily used for early Clarksfield samples.</b>	<b>Clarksfield (only for early samples pre-ES1) -</b> Connect to GND with 3.01K Ohm/5% resistor <b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

## USB Table

Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD2
4	WECAM
5	Blue Tooth
6	MINIC1
7	Cardreader
8	NC
9	NC
10	NC
11	NC
12	NC
13	NC


## PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2



Madison ATI

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Title</b>			
<b>Table of Content</b>			
Size A3	Document Number <b>JM31-CP</b>	Rev <b>SA</b>	
Date: Thursday, February 25, 2010			
		Sheet 2	of 62


2009/09/07 R276 SA測試 power consumption  
所更換,之後要換回(63.00000.00L)



2009/09/07 R280 SA測試 power consumption  
所更換,之後要換回(63.00000.00L)





2009/12/30 PD Change



2009/12/30 PD Change

SA 0929

FSC	0	1	ICS
SPEED	133MHz (Default)	100MHz	
FSC	0	1	SLG
SPEED	133MHz (Default)	100MHz	




Madison ATI

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**Clock Generator**

**JM31-CP**

Date: Thursday, February 25, 2010 Sheet 3 of 62











Madison ATI


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1/7)**

Size A3 Document Number **JM31-CP** Rev **SA**

Date: Thursday, February 25, 2010 Sheet 4 of 62






CLARKUNF  
**62.10053.561**  
 1ND = 62.10053.561  
 2ND = 62.10055.341

CLARKUNF  
**62.10053.561**  
 1ND = 62.10053.561  
 2ND = 62.10055.341

Madison ATI

**緯創資通** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>CPU (3/7)</b>	
Size	Document Number	Rev	
A3	<b>JM31-CP</b>	<b>SA</b>	
Date:	Thursday, February 25, 2010	Sheet	6 of 62



**PROCESSOR CORE POWER**

**48A**

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AG25 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

**CLARKSFIELD**




1.1V RAIL POWER

CPU CORE SUPPLY

**POWER**

SPIN VIDS

SENSE LINES



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V


CLARKUNF  
62.10053.561  
1ND = 62.10053.561  
2ND = 62.10055.341

Madison ATI

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.



Title		<b>CPU (4/7)</b>	
Size	Document Number	Rev	
Custom	<b>JM31-CP</b>	<b>SA</b>	
Date: Thursday, February 25, 2010	Sheet 7	of 62	

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V






CLARKUNF  
 62.10053.561  
 1ND = 62.10053.561  
 2ND = 62.10055.341





### SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



CPU1E

5 OF 9

CLARKSFIELD

RESERVED

CLARKKUNF

62.10053.561  
1ND = 62.10053.561  
2ND = 62.10055.341


RSVD#AJ13  
RSVD#AJ12  
RSVD#AH25  
RSVD#AK26  
RSVD#AL26  
RSVD\_NCTF\_37  
RSVD#AJ26  
RSVD#AJ27

RSVD#AL28  
RSVD#AL29  
RSVD#AP30  
RSVD#AP32  
RSVD#AL27  
RSVD#AT31  
RSVD#AT32  
RSVD#AP33  
RSVD#AR33





RSVD#AR32  
RSVD\_TP#E15  
RSVD\_TP#F15  
KEY

RSVD#D15  
RSVD#C15  
RSVD#AJ15  
RSVD#AH15  
SA\_CK2  
SA\_CK#2  
SA\_CKE2  
SA\_CS#2  
SA\_ODT2  
SA\_CK3  
SA\_CK#3  
SA\_CKE3  
SA\_CS#3  
SA\_ODT3

SB\_CK2  
SB\_CK#2  
SB\_CKE2  
SB\_CS#2  
SB\_ODT2  
SB\_CK3  
SB\_CK#3  
SB\_CKE3  
SB\_CS#3  
SB\_ODT3



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.  Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



Madison ATI

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>CPU (7/7)</b>		
Size A3	Document Number <b>JM31-CP</b>	Rev -1
Date: Thursday, February 25, 2010	Sheet 10	of 62




29 ACZ\_RST#\_AUDIO  
29 ACZ\_SYNC\_AUDIO  
29 ACZ\_BITCLK\_AUDIO  
29 ACZ\_SDATAOUT\_AUDIO





INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs






INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable



HDD



SPI\_CS0#, SPI\_MISO, SPI\_MOSI, SPI\_CLK:  
No series resistor required if routing length is 1.5"-6.5"



Madison ATI

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (1/9)**








Size: A3 Document Number: **JM31-CP** Rev: -1

Date: Thursday, February 25, 2010 Sheet 11 of 62

LAN



MINICARD1

MINICARD2



PCIELCKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIELCKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



Madison ATI







**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (2/9)**

Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 12 of 62





12 SUS\_PWR\_DN\_ACK\_R >>> \_SUS\_PWR\_DN\_ACK\_R








Madison ATI

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: PCH (3/9)  
 Size A3 Document Number JM31-CP Rev -3  
 Date: Thursday, February 25, 2010 Sheet 13 of 62




These pins are left as NC,  
because the function is disable.



PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
1	0	Reserved
0	1	PCI
1	1	SPI

- 35 PCLK\_FWH
- 12 CLK\_PCI\_FB
- 34 CLK\_PCI\_KBC



- PCH1E**
- H40 AD0
  - N34 AD1
  - C44 AD2
  - A38 AD3
  - C36 AD4
  - J34 AD5
  - A40 AD6
  - D45 AD7
  - E36 AD8
  - H48 AD9
  - E40 AD10
  - C40 AD11
  - M48 AD12
  - M45 AD13
  - F53 AD14
  - M40 AD15
  - M43 AD16
  - J36 AD17
  - K48 AD18
  - F40 AD19
  - C42 AD20
  - K46 AD21
  - M51 AD22
  - J52 AD23
  - K51 AD24
  - L34 AD25
  - F42 AD26
  - J40 AD27
  - G46 AD28
  - F44 AD29
  - M47 AD30
  - H36 AD31
  - J50 C/BE0#
  - G42 C/BE1#
  - H47 C/BE2#
  - G34 C/BE3#
  - G38 PIRQA#
  - H51 PIRQB#
  - B37 PIRQC#
  - A44 PIRQD#
  - F51 REQ0#
  - A46 REQ1#/GPIO50
  - E45 REQ2#/GPIO52
  - M53 REQ3#/GPIO54
  - F48 GNT0#
  - K46 GNT1#/GPIO51
  - F36 GNT2#/GPIO53
  - H53 GNT3#/GPIO55
  - B41 PIRQE#/GPIO2
  - K53 PIRQF#/GPIO3
  - A36 PIRQG#/GPIO4
  - A48 PIRQH#/GPIO5
  - K6 PCIRST#
  - E44 SERR#
  - E50 PERR#
  - A42 PCI\_IRDY#
  - H44 PAR
  - F46 PCI\_DEVSEL#
  - C46 PCI\_FRAME#
  - D49 PLOCK#
  - D41 STOP#
  - C48 TRDY#
  - M7 ICH\_PME#
  - D5 PCI\_PLTRST#
  - N52 CLKOUT\_PCIO
  - P53 CLKOUT\_PC11
  - P46 CLKOUT\_PC12
  - P51 CLKOUT\_PC13
  - P48 CLKOUT\_PC14

- 5 OF 10**
- NVRAM**
- AY9 NV\_CE#0
  - BD1 NV\_CE#1
  - AP15 NV\_CE#2
  - BDE NV\_CE#3
  - AV9 NV\_DQS0
  - BG8 NV\_DQS1
  - AP7 NV\_DQ0/NV\_IO0
  - AP6 NV\_DQ1/NV\_IO1
  - AT6 NV\_DQ2/NV\_IO2
  - AT9 NV\_DQ3/NV\_IO3
  - BB1 NV\_DQ4/NV\_IO4
  - AV6 NV\_DQ5/NV\_IO5
  - BB3 NV\_DQ6/NV\_IO6
  - BA4 NV\_DQ7/NV\_IO7
  - BE4 NV\_DQ8/NV\_IO8
  - BB6 NV\_DQ9/NV\_IO9
  - BD4 NV\_DQ10/NV\_IO10
  - BC7 NV\_DQ11/NV\_IO11
  - BD2 NV\_DQ12/NV\_IO12
  - B8J NV\_DQ13/NV\_IO13
  - BJ6 NV\_DQ14/NV\_IO14
  - BG6 NV\_DQ15/NV\_IO15
  - BD3 NV\_ALE
  - AY6 NV\_GLE
  - AU2 NV\_RCOMP
  - AV7 NV\_RB#
  - AY8 NV\_WR#0\_RE#
  - AY5 NV\_WR#1\_RE#
  - AV11 NV\_WE#\_CK0
  - BES NV\_WE#\_CK1
  - H18 USBP0N
  - J18 USBP1N
  - A18 USBP2N
  - C18 USBP3N
  - M20 USBP4N
  - F20 USBP5N
  - L20 USBP6N
  - F20 USBP7N
  - L20 USBP8N
  - F20 USBP9N
  - C20 USBP10N
  - M22 USBP11N
  - N22 USBP12N
  - B21 USBP13N
  - D21 USBP14N
  - H22 USBP15N
  - J22 USBP16N
  - F22 USBP17N
  - A22 USBP18N
  - C22 USBP19N
  - G24 USBP20N
  - H24 USBP21N
  - L24 USBP22N
  - M24 USBP23N
  - A24 USBP24N
  - C24 USBP25N
  - B25 USBRBIAS#
  - D25 USBRBIAS
  - N16 OCB#0/GPIO59
  - J16 OCB#1/GPIO40
  - F16 OCB#2/GPIO41
  - C16 OCB#3/GPIO42
  - E14 OCB#4/GPIO43
  - G16 OCB#5/GPIO9
  - F12 OCB#6/GPIO10
  - T15 OCB#7/GPIO14

These pins are left as NC,  
because the function is disable.

DMI Termination Voltage		
NV_CLE	Set to Vss when low.	Set to Vcc when high.

Danbury Technology:  
Disabled when Low.  
Enable when High.

**USB**

Pair	Device
0	EXT USB1
1	USB1 (on board)
2	EXT USB2
3	MINICARD1
4	WECAM
5	SIM Card
6	NC
7	NC
8	NC
9	NC
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Madison ATI

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (5/9)**














Size A3 | Document Number: **JM31-CP** | Rev: **SB**

Date: Thursday, February 25, 2010 | Sheet 15 of 62

GPIO8 has a weak[20K] internal pull down.  
No need to have external pull down/up.  
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.  
No need to have external pull up/down.  
GPIO 15 pin is set to low at reset.  
Low : ME Crypto TLS with no confidentiality  
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.



Madison ATI

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (6/9)**



Size A3 Document Number: **JM31-CP** Rev: **-1**

Date: Thursday, February 25, 2010 Sheet 16 of 62












Madison ATI



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH ( 9/9 )**


Size A3	Document Number <b>JM31-CP</b>	Rev <b>SA</b>
Date: Thursday, February 25, 2010	Sheet 19	of 62




**Layout Note:**  
Place these Caps near SO-DIMMA.



**Note:**  
If SA0\_DIMM0 = 0, SA1\_DIMM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIMM0 = 1, SA1\_DIMM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32



62.10017.M51  
1ND = 62.10017.V51  
2ND = 62.10017.M51






Note:  
 SO-DIMMB SPD Address is 0xA4  
 SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from  
 the Processor than SO-DIMMA

Place these caps  
 close to VTT1 and  
 VTT2.

62.10017.M41  
 1ND = 62.10017.V31  
 2ND = 62.10017.M41









Madison ATI

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 Socket DM2**

Size: Custom Document Number: **JM31-CP** Rev: **SA**

Date: Thursday, February 25, 2010 Sheet 21 of 62




**FUNCTION TABLE**

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

**Function Table**

Input (S)	Function
L	B <sub>0</sub> Connected to A
H	B <sub>1</sub> Connected to A


H = HIGH Logic Level      L = LOW Logic Level



**Function Table**

Input (S)	Function
L	B <sub>0</sub> Connected to A
H	B <sub>1</sub> Connected to A

H = HIGH Logic Level      L = LOW Logic Level



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Madison ATI


**緯創資通 Wistron Corporation**  
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX SWITCH**

Size A3 Document Number **JM31-CP** Rev **SB**

Date: Thursday, February 25, 2010 Sheet 22 of 62


# LCD/INVERTER/CCD CONN



## Function Table

Input (S)	Function
L	B <sub>0</sub> Connected to A
H	B <sub>1</sub> Connected to A



H = HIGH Logic Level L = LOW Logic Level




## Function Table

Input (S)	Function
L	B <sub>0</sub> Connected to A
H	B <sub>1</sub> Connected to A

H = HIGH Logic Level L = LOW Logic Level



modify by RF



Reserve direct connector to KBC

Madison ATI


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File  
**LCD CONN**

Size A3	Document Number <b>JM31-CP</b>	Rev -1
---------	-----------------------------------	-----------




Date: Thursday, February 25, 2010 Sheet 23 of 62

Layout Notes:  
Place these resistors  
close to the CRT-out  
connector




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

## CRT I/F & CONNECTOR



## DDC\_CLK & DATA level shift



Madison ATI


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**

Size A3 Document Number: **JM31-CP** Rev: **SB**

Date: Thursday, February 25, 2010 Sheet 24 of 62





Madison ATI

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI CONNECTOR**

Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 25 of 62

# SATA Connector

2009/09/08 R658 SA測試  
power consumption 所更換,  
之後要換回(63.00000.00L)




2009/09/08 R658 SA測試  
power consumption 所更換,  
之後要換回(63.00000.00L)


Madison AT1

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Title</b>			
<b>HDD CONN</b>			
Size	Document Number	Rev	
A3	<b>JM31-CP</b>	-1	
Date: Thursday, February 25, 2010		Sheet 26	of 62

# BLUETOOTH MODULE






EC20 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request



Madison ATI


**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>BLUETOOTH</b>		
Size A3	Document Number <b>JM31-CP</b>	Rev -1
Date: Thursday, February 25, 2010	Sheet 27	of 62



2009/09/14 R296 SA測試 power consumption  
所更換,之後要換回(63.00000.00L)

2009/09/16 R296 SA測試 power consumption  
所更換,之後要換回(63.00000.00L)



Madison ATI



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC271**




Size	Document Number	Rev
A3	<b>JM31-CP</b>	SB

Date: Thursday, February 25, 2010 Sheet 29 of 62



# Internal Speaker



# LINE OUT





# MIC IN




Madison ATI

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO jack		
Size	Document Number	Rev
A3	JM31-CP	-1
Date:	Thursday, February 25, 2010	Sheet 30 of 62





Madison AT1




 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev <b>SB</b>
<b>LAN CONN</b>		
Size A3	Document Number <b>JM31-CP</b>	
Date: Thursday, February 25, 2010	Sheet 31 of 62	

# Mini Card Connector(WLAN)

## Support debug-card



# Mini Card Connector(Robson2 and 3G)



**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINI CARD**

Size A3 Document Number: **JM31-CP** Rev: -1






Date: Thursday, February 25, 2010 Sheet 32 of 62




for T8 thermal diode



for system thermal diode




09/10 Add FAN2



SA1001


Madison AT1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
<b>Thermal/Fan Connector</b>		
Size A3	Document Number <b>JM31-CP</b>	Rev SB
Date: Thursday, February 25, 2010 Sheet 33 of 62		



65W\_90W#  
High: 65W / Low 90W  
DISCRETE#  
High: UMA / Low: Discrete


### Internal KeyBoard Connector



MB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26  
KB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

K/B

### Cover Up Switch



PCB_VER_AD	Pull-High RES.	Voltage
SA	1K	3V
SB	2K	2.75V
SC	3K	2.54V
-1	4.7K	2.24V
Reserved	6.98K	1.94V
Reserved	8.2K	1.81V
Reserved	10K	1.65V

Madison ATI


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC NPCE781B**



Size: Document Number **JM31-CP**

Date: Thursday, February 25, 2010 Sheet 34 of 62


### EC BIOS Flash ROM



### System BIOS Flash ROM



### GOLDEN FINGER FOR DEBUG BOARD











Madison ATI

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.







Title		<b>BIOS</b>	
Size	Document Number	Rev	
A3	<b>JM31-CP</b>	-1	
Date:	Thursday, February 25, 2010	Sheet	35 of 62

# TOUCH PAD



Madison ATI

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Touch PAD</b>	
Size A3	Document Number <b>JM31-CP</b>
Date: Thursday, February 25, 2010	Sheet 36 of 62
	Rev <b>-1</b>



SA1006

Madison ATI







緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>POWER CONN</b>		
Size A3	Document Number <b>JM31-CP</b>	Rev <b>-3</b>
Date: Thursday, February 25, 2010	Sheet 37	of 62


# Run Power

## Aux Power


3D3V\_AUX\_S5




**ISL62883 VCC\_CORE**




**TPS51123 5V/3D3V**




**RT9026 0D75V\_S0**




**RT9025 1D8V**




**RT9025 1D5V**




**Charger BQ24745**



**RT8209B 1D05V**




**Adapter**




Madison ATI

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>Power Block Diagram</b>			
Size	Document Number	Rev	SA
<b>JM31-CP</b>			
Date: Thursday, February 25, 2010		Sheet 39	of 62



**Intel support POC (power on current).**



Madison ATI



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62882 CPU CORE (1/2)**

Size: A3 Document Number: **JM31-CP** Rev: -1

Date: Thursday, February 25, 2010 Sheet 40 of 62










Madison ATI

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>ISL62882 CPU CORE (2/2)</b>		
Size A3	Document Number <b>JM31-CP</b>	Rev <b>SB</b>
Date: Thursday, February 25, 2010 Sheet 41 of 62		



$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

Madison ATI

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223BGQW 5V/3D3V**



Size: A3, Document Number: **JM31-CP**, Rev: SB

Date: Thursday, February 25, 2010, Sheet: 42 of 62


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)







# RT8209E for VCCP




Freq=360KHz




$$V_{out} = 0.75 * (1 + R1/R2)$$




### RT8015A for 1D8V\_S0



### 09/08 add 3D3V\_S5, R837, R836 RT9026 for 0D75V\_S3






### RT9025 for 1V\_VGA




Madison ATI

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>RT9025 1D8V 1V/RT9026 0D75</b>	
Size	Document Number	<b>JM31-CP</b>	
A3			Rev -3
Date:	Thursday, February 25, 2010	Sheet	45 of 62




I<sub>max</sub>=12A  
OCP>18A








### Adaptor in to generate DCBATOUT



### BATTERY CONNECTOR



Madison ATI

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size  
A3






Document Number

JM31-CP

Rev  
SB

Date: Thursday, February 25, 2010

Sheet 49 of 62



Madison ATI


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: A3 Document Number: **JM31-CP** Rev: -1

Date: Thursday, February 25, 2010 Sheet 50 of 62

## Check test point



Test Point放在Dimm Door打開可量測處

Madison ATI

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AFTE TP**

Size  
A3

Document Number


**JM31-CP**

Rev  
SA


Date: Thursday, February 25, 2010

Sheet 51 of 62


# +3VS to 3.3V\_DELAY Transfer



# A04468, SO-8 Id=11.6A, Qg=9-12nC Rdson=17.4-22m ohm



# G9661 for 1D8V\_VGA



Madison ATI

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title

ATI POWER

Size A3	Document Number	Rev -1
JM31-CP		
Date: Thursday, February 25, 2010	Sheet 52 of 62	

4 PEG\_TXP[15..0] << PEG\_TXP[15..0]  
 4 PEG\_TXN[15..0] << PEG\_TXN[15..0]

4 PEG\_RXP[15..0] << PEG\_RXP[15..0]  
 4 PEG\_RXN[15..0] << PEG\_RXN[15..0]



PCI EXPRESS INTERFACE


MADISON-PRO-GP  
**71.MDSON.M01**  
 2ND = 71.0PARK.M04  
 DIS


Madison ATI


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**Madison PCIE**

File	Document Number	Rev
	<b>JM31-CP</b>	<b>SB</b>
Date: Thursday, February 25, 2010	Sheet 53 of 62	








Pin	Signal	Signal	Signal
A830	PCH1_VSS	GND	A3
E39	PCH1_VSS	GND	A37
F34	PCH1_VSS	GND	AA16
F38	PCH1_VSS	GND	AA18
G33	PCH1_VSS	GND	AA2
G34	PCH1_VSS	GND	AA21
H31	PCH1_VSS	GND	AA23
H32	PCH1_VSS	GND	AA26
J31	PCH1_VSS	GND	AA6
J34	PCH1_VSS	GND	AA12
K31	PCH1_VSS	GND	AA15
K34	PCH1_VSS	GND	AA17
K39	PCH1_VSS	GND	AA20
L31	PCH1_VSS	GND	AA22
L34	PCH1_VSS	GND	AA24
M34	PCH1_VSS	GND	AA27
M39	PCH1_VSS	GND	AA11
N31	PCH1_VSS	GND	AA14
N34	PCH1_VSS	GND	AA16
P31	PCH1_VSS	GND	AA18
P34	PCH1_VSS	GND	AA2
P39	PCH1_VSS	GND	AA23
Q34	PCH1_VSS	GND	AA28
R31	PCH1_VSS	GND	AA29
R34	PCH1_VSS	GND	AA2
S31	PCH1_VSS	GND	AA6
S34	PCH1_VSS	GND	AA12
T31	PCH1_VSS	GND	AA15
T34	PCH1_VSS	GND	AA17
T39	PCH1_VSS	GND	AA20
U31	PCH1_VSS	GND	AA22
U34	PCH1_VSS	GND	AA24
V34	PCH1_VSS	GND	AA27
W31	PCH1_VSS	GND	AA11
W34	PCH1_VSS	GND	AA14
Y34	PCH1_VSS	GND	AA16
Y39	PCH1_VSS	GND	AA18
F15	GND	GND	AG2
F17	GND	GND	AG22
F19	GND	GND	AG6
F21	GND	GND	AG8
F23	GND	GND	AG12
F25	GND	GND	AG11
F27	GND	GND	AG12
F29	GND	GND	AG12
F31	GND	GND	AG28
F32	GND	GND	AG8
F33	GND	GND	AG8
F34	GND	GND	AG8
F37	GND	GND	AG11
G2	GND	GND	AK1
G2	GND	GND	AK31
G3	GND	GND	AK7
H9	GND	GND	AL11
J2	GND	GND	AL14
J27	GND	GND	AL17
J6	GND	GND	AL2
J6	GND	GND	AL2
K14	GND	GND	AL21
K17	GND	GND	AL23
L11	GND	GND	AL26
L12	GND	GND	AL32
L13	GND	GND	AL3
L22	GND	GND	AL8
L24	GND	GND	AM11
L4	GND	GND	AM21
M17	GND	GND	AM8
M22	GND	GND	AN1
M24	GND	GND	AN2
N16	GND	GND	AN38
N18	GND	GND	AN8
N2	GND	GND	AN8
N21	GND	GND	AN11
N23	GND	GND	AN9
N28	GND	GND	AN9
N6	GND	GND	AN9
R15	GND	GND	B11
R17	GND	GND	B13
R2	GND	GND	B15
R20	GND	GND	B17
R21	GND	GND	B19
R21	GND	GND	B21
R22	GND	GND	B23
R27	GND	GND	B25
R6	GND	GND	B27
T11	GND	GND	B29
T16	GND	GND	B31
T18	GND	GND	B33
T21	GND	GND	B7
T22	GND	GND	B7
T26	GND	GND	C1
U15	GND	GND	C38
U17	GND	GND	E38
U2	GND	GND	E8
U20	GND	GND	F11
U22	GND	GND	F13
U24	GND	GND	GND
U27	GND	GND	GND
V11	GND	GND	GND
V18	GND	GND	GND
V19	GND	GND	GND
V21	GND	GND	GND
V23	GND	GND	GND
V28	GND	GND	GND
W2	GND	GND	GND
W5	GND	GND	GND
Y19	GND	GND	GND
Y17	GND	GND	GND
Y22	GND	GND	GND
Y24	GND	GND	GND
Y27	GND	GND	GND
Y13	GND	GND	GND
Y12	GND	GND	GND
A39	VSS_MECH1	TP90	Do Not Stuff
AW1	VSS_MECH	TP91	Do Not Stuff
AW3a	VSS_MECH	TP94	Do Not Stuff
AW3b	VSS_MECH	TP94	Do Not Stuff



For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 \* VDDR1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM\_CALRP[0,2] signals are used.  
Park: MEM\_CALRP1 and MEM\_CALRN1 are used


**71.MDS0N.M01**  
**IND = 71.0PARK.M04**  
**DNS**

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 0:No audio function 01:Audio for DisplayPort and HDMI ( if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X X

**AMD RESERVED CONFIGURATION STRAPS**  
ALLOW FOR FULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,  
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A
256MB	x001	ST	M25P10A
64MB	x010	ST	M25P20
32MB	x	ST	M25P40
512MB	x	ST	M25P80
1GB	x	Chinglis (formerly PMC)	Pm25LV512A
2GB	x	Chinglis (formerly PMC)	Pm25LV010A
4GB	x	Chinglis (formerly PMC)	Pm25LV010A

**71.MDS0N.M01**  
**IND = 71.0PARK.M04**  
**DNS**



Designator	For M97-M2	For Manhattan
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

Madison A71




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **Madison Memory / Straps**

Size: A2 Document Number: **JM31-CP** Rev: SB



Date: Thursday, February 26, 2010 Sheet: 57 of 62

# DDR3



**SAMSUNG: 72.41164.H0U (VR.1GB0B.006)**  
**HYNIX: 72.51G63.C0U (VR.1GB0G.004)**

- 57,59 DQMA#[0..7] <<>
- 57,59 RDQSA#[0..7] <<>
- 57,59 WDOQA#[0..7] <<>
- 57,59 MAA[0..12] <<
- 57,59 MDA[0..63] <<>



Madison ATI



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(1/4)**

Size A3 Document Number **JM31-CP** Rev -1


Date: Thursday, February 25, 2010 Sheet 58 of 62

# DDR3



**SAMSUNG: 72.41164.H0U (VR.1GB0B.006)**  
**HYNIX: 72.51G63.C0U (VR.1GB0G.004)**

- 57.58 DQMA#[0..7] <<>
- 57.58 RDQSA#[0..7] <<>
- 57.58 WDQSA#[0..7] <<>
- 57.58 MAA[0..12] <<
- 57.58 MDA[0..63] <<>



Madison ATI




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(2/4)**

Size: A3 | Document Number: **JM31-CP** | Rev: -1

Date: Thursday, February 25, 2010 | Sheet: 59 of 62




# DDR3



**SAMSUNG: 72.41164.H0U (VR.1GB0B.006)**  
**HYNIX: 72.51G63.C0U (VR.1GB0G.004)**


- 57.61 DQMB[0..7] <<>
- 57.61 RDQSB[0..7] <<>
- 57.61 WDQSB[0..7] <<>
- 57.61 MAB[0..12] <<> MAB[0..12]
- 57.61 MDB[0..63] <<> MDB[0..63]

# DDR3



**SAMSUNG: 72.41164.H0U (VR.1GB0B.006)**  
**HYNIX: 72.51G63.C0U (VR.1GB0G.004)**

- 57.60 DQMB#[0..7] <<>
- 57.60 RDQSB#[0..7] <<>
- 57.60 WDQSB#[0..7] <<>
- 57.60 MAB#[0..12] <<>
- 57.60 MDB#[0..63] <<>




Madison ATI

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(4/4)**

Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 61 of 62



Madison ATI

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Modify History**

Size

Document Number

**JM31-CP**

Rev

**SA**

Date: Thursday, February 25, 2010

Sheet 62 of 62